{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T10:40:07Z","timestamp":1740220807124,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540237389"},{"type":"electronic","value":"9783540304944"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30494-4_5","type":"book-chapter","created":{"date-parts":[[2010,6,29]],"date-time":"2010-06-29T18:42:14Z","timestamp":1277836934000},"page":"52-66","source":"Crossref","is-referenced-by-count":8,"title":["A Functional Approach to the Formal Specification of Networks on Chip"],"prefix":"10.1007","author":[{"given":"Julien","family":"Schmaltz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominique","family":"Borrione","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-540-39724-3_1","volume-title":"Correct Hardware Design and Verification Methods","author":"W. Roesner","year":"2003","unstructured":"Roesner, W.: What is Beyond the RTL Horizon for Microprocessor and System Design. In: Geist, D., Tronci, E. (eds.) CHARME 2003. LNCS, vol.\u00a02860, pp. 1\u20131. Springer, Heidelberg (2003)"},{"key":"5_CR2","volume-title":"J Strother Moore: Computer-Aided Reasoning: An Approach","author":"M. Kaufmann","year":"2000","unstructured":"Kaufmann, M., Manolios, P.: J Strother Moore: Computer-Aided Reasoning: An Approach. Kluwer Academic Publishers, Dordrecht (2000)"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Karim, F., Nguyen, A., Dey, S.: An Interconnect Architecture For Networking Systems On Chip. IEEE Micro, 36\u201345 (September-October 2002)","DOI":"10.1109\/MM.2002.1044298"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Karim, F., Nguyen, A., Dey, S., Rao, R.: On-Chip Communication Architecture for OC-768 Network Processor. Design Automation Conference (2001)","DOI":"10.1145\/378239.379047"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Rowson, J.A., Sangiovanni-Vincentelli, A.: Interface-Based Design. Design Automation Conference (1997)","DOI":"10.1145\/266021.266060"},{"key":"5_CR6","unstructured":"Schmaltz, J.: Functional Specification and Validation of the Octagon Network on Chip Using the ACL2 Theorem Prover. TIMA Technical Report, ISRN TIMA-RR\u201304\/01\/02\u2013FR (2004)"},{"key":"5_CR7","unstructured":"http:\/\/tima.imag.fr\/VDS\/ProjectValidation.asp (2004)"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Strother Moore, J.: A Formal Model of Asynchronous Communication and Its Use in Mechanically Verifying a Biphase Mark Protocol. Formal Aspects of Computing (1993)","DOI":"10.1007\/BF01211081"},{"key":"5_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1007\/3-540-36577-X_11","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"E.A. Emerson","year":"2003","unstructured":"Emerson, E.A., Kahlon, V.: Rapid Parameterized Model Checking of Snoopy Cache Coherence Protocols. In: Garavel, H., Hatcliff, J. (eds.) TACAS 2003. LNCS, vol.\u00a02619, pp. 144\u2013159. Springer, Heidelberg (2003)"},{"key":"5_CR10","series-title":"Lecture Notes in Computer Science","volume-title":"FME \u201996: Industrial Benefit and Advances in Formal Methods","author":"K. Havelung","year":"1996","unstructured":"Havelung, K., Shankar, N.: Experiments in Theorem Proving and Model Checking for Protocol Verification. In: Gaudel, M.-C., Woodcock, J.C.P. (eds.) FME 1996. LNCS, vol.\u00a01051. Springer, Heidelberg (1996)"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Roychoudhury, A., Mitra, T., Karri, S.R.: Using Formal Techniques to Debug the AMBA System-on-Chip Bus Protocol. In: Proc. of the Design Automation and Test in Europe (DATE 2003) Conference, pp. 828\u2013833 (2003)","DOI":"10.1109\/DATE.2003.1253709"}],"container-title":["Lecture Notes in Computer Science","Formal Methods in Computer-Aided Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30494-4_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T09:56:54Z","timestamp":1740218214000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30494-4_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540237389","9783540304944"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30494-4_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}