{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:19:35Z","timestamp":1725549575648},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540241270"},{"type":"electronic","value":"9783540304975"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30497-5_42","type":"book-chapter","created":{"date-parts":[[2010,3,12]],"date-time":"2010-03-12T13:30:53Z","timestamp":1268400653000},"page":"266-273","source":"Crossref","is-referenced-by-count":0,"title":["Design of a Cycle-Accurate User-Retargetable Instruction-Set Simulator Using Process-Based Scheduling Scheme"],"prefix":"10.1007","author":[{"given":"Hoonmo","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moonkey","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"42_CR1","doi-asserted-by":"crossref","unstructured":"Liao, S., Tjiang, S., Gupta, R.: An Efficient Implementation of Reactivity for Modeling Hardware. In: DAC 1997 (1997)","DOI":"10.1145\/266021.266037"},{"key":"42_CR2","doi-asserted-by":"crossref","unstructured":"Hadjiyiannis, G., Hanono, S., Devadas, S.: ISDL: an Instruction Set Description Language for Retargetability. In: Proc. of the 34th Design Automation Conference, pp. 299\u2013302 (1997)","DOI":"10.1109\/DAC.1997.597161"},{"key":"42_CR3","volume-title":"DIMACS Partial Order Methods Workshop IV","author":"D. Luckham","year":"1996","unstructured":"Luckham, D.: Rapide: a Language and Toolset for Simulation of Distributed Systems. In: DIMACS Partial Order Methods Workshop IV. Princeton University, Princeton (1996)"},{"key":"42_CR4","unstructured":"Zivojnovi, V., et al.: LISA - Machine Description Language and Generic Machine Model for HW\/SW Co-design. In: IEEE Workshop on VLSI Signal Processing (1996)"},{"key":"42_CR5","unstructured":"Cho, S., et al.: CALMRISC32: A 32bit Low-power MCU Core. In: IEEE Proceeding of AP-ASIC 2000, Cheju, Korea (2000)"},{"key":"42_CR6","unstructured":"Chang, T.: A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processor. Journal of Electronic Testing (2000)"},{"key":"42_CR7","unstructured":"Lee, C., Yang, H., et al.: Efficient Random Vector Verification Method for an Embedded 32bit RISC Core. In: Proc. of AP-ASIC 2000, Cheju, Korea, pp. 291\u2013294 (2000)"}],"container-title":["Lecture Notes in Computer Science","Computational and Information Science"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30497-5_42.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:55:55Z","timestamp":1605761755000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30497-5_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540241270","9783540304975"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30497-5_42","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}