{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:07:52Z","timestamp":1725574072411},"publisher-location":"Berlin, Heidelberg","reference-count":35,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540240877"},{"type":"electronic","value":"9783540305026"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30502-6_29","type":"book-chapter","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T17:22:20Z","timestamp":1294420940000},"page":"395-406","source":"Crossref","is-referenced-by-count":2,"title":["A Framework for Compiler Driven Design Space Exploration for Embedded System Customization"],"prefix":"10.1007","author":[{"given":"Krishna V.","family":"Palem","sequence":"first","affiliation":[]},{"given":"Lakshmi N.","family":"Chakrapani","sequence":"additional","affiliation":[]},{"given":"Sudhakar","family":"Yalamanchili","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Celoxica: http:\/\/www.celoxica.com\/","key":"29_CR1"},{"unstructured":"Impulse accelerated technologies: http:\/\/www.impulsec.com\/","key":"29_CR2"},{"unstructured":"LSI logic rapid chip platform ASIC: http:\/\/www.lsilogic.com\/products\/rapidchip_breakplatform_asic\/","key":"29_CR3"},{"unstructured":"Quicksilver technology: http:\/\/www.qstech.com\/","key":"29_CR4"},{"unstructured":"Stretch inc., http:\/\/www.stretchinc.com\/","key":"29_CR5"},{"unstructured":"Tensilica: http:\/\/www.tensilica.com\/","key":"29_CR6"},{"doi-asserted-by":"crossref","unstructured":"Baleani, M., Gennari, F., Jiang, Y., Patel, R.B.Y., Sangiovanni-Vincentelli, A.: HW\/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform. In: Proceedings of the tenth international symposium on Hardware\/software codesign, pp. 151\u2013156 (2002)","key":"29_CR7","DOI":"10.1145\/774814.774820"},{"unstructured":"Baron, M.: Stretching performance. In: Microprocessor Report, April 18 (2004)","key":"29_CR8"},{"doi-asserted-by":"crossref","unstructured":"Carr, S., McKinley, K.S., Tseng, C.-W.: Compiler optimizations for improving data locality. In: Proceedings of the sixth international conference on Architectural support for programming languages and operating systems (1994)","key":"29_CR9","DOI":"10.1145\/195473.195557"},{"doi-asserted-by":"crossref","unstructured":"Chilimbi, T.M., Davidson, B., Larus, J.R.: Cache-conscious structure definition. In: Proceedings of the ACM SIGPLAN 1999 Conference on Programming Language Design and Implementation (1999)","key":"29_CR10","DOI":"10.1145\/301618.301635"},{"unstructured":"Goering, R.: C design goes soft: EETimes (April 2001), http:\/\/www.eetimes.com\/story\/oeg20010423s003","key":"29_CR11"},{"unstructured":"Hardnett, C.R., Jayaraj, A., Kumar, T., Palem, K.V., Yalamanchili, S.: Compiling stream kernels for polymorphous computing architectures. In: The Twelfth International Conference on Parallel Architectures and Compilation Techniques (2003)","key":"29_CR12"},{"unstructured":"Jones, H.: How to slow the design cost spiral (September 2002), Electronic design Chaing: http:\/\/www.designchain.com","key":"29_CR13"},{"key":"29_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_33","volume-title":"Field Programmable Logic and Application","author":"J. Liao","year":"2003","unstructured":"Liao, J., Wong, W., Tulika, M.: A model for hardware realization of kernel loops. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778. Springer, Heidelberg (2003)"},{"doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. In: Design, Automation and Test in Europe Conference and Exhibition (2003)","key":"29_CR15","DOI":"10.1049\/ip-cdt:20030833"},{"doi-asserted-by":"crossref","unstructured":"Mei, W., Hwu, W., Hank, R.E., Gallagher, D.M., Mahlke, S.A., Lavery, D.M., Haab, G.E., Gyllenhaal, J.C., August, D.I.: Compiler technology for future microprocessors. Proceedings of the IEEE\u00a083(12) (December 1995)","key":"29_CR16","DOI":"10.1109\/5.476079"},{"key":"29_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1007\/3-540-45449-7_18","volume-title":"Embedded Software","author":"K. Palem","year":"2001","unstructured":"Palem, K., Talla, S., Wong, W.: Compiler optimizations for adaptive epic processors. In: Henzinger, T.A., Kirsch, C.M. (eds.) EMSOFT 2001. LNCS, vol.\u00a02211, p. 257. Springer, Heidelberg (2001)"},{"unstructured":"Palem, K.V.: C-based architecture assembly supports custom design: EETimes (February 2002), http:\/\/www.eet.com\/in_focus\/embedded_systems\/oeg20020208s0058","key":"29_CR18"},{"unstructured":"Palem, K.V., Fussell, D.S., Welch, A.J.: High level optimization in a silicon compiler. Department of Computer Sciences, Technical Report No 215, University of Texas, Austin, Texas (November 1982)","key":"29_CR19"},{"doi-asserted-by":"crossref","unstructured":"Palem, K.V., Rabbah, R.M.: Data remapping for design space optimization of embedded cache systems. Georgia Institute of Technology, College of Computing Technical Report, GIT-CC-02-10 (2002)","key":"29_CR20","DOI":"10.1145\/513829.513836"},{"doi-asserted-by":"crossref","unstructured":"Palem, K.V., Rabbah, R.M., III, V.M., Korkmaz, P., Puttaswamy, K.: Design space optimization of embedded memory systems via data remapping. In: Proceedings of the Languages, Compilers, and Tools for Embedded Systems and Software and Compilers for Embedded Systems (LCTES-SCOPES) (June 2002)","key":"29_CR21","DOI":"10.1145\/513833.513836"},{"unstructured":"Palem, K.V., Talla, S., Devaney, P.W.: Adaptive explicitly parallel instruction computing. In: Proceedings of the 4th Australasian Computer Architecture Conference (January 1999)","key":"29_CR22"},{"doi-asserted-by":"crossref","unstructured":"Rabbah, R.M., Palem, K.V.: Data remapping for design space optimization of embedded memory systems. ACM Transactions on Embedded Computing Systems (TECS)\u00a02(2) (2003)","key":"29_CR23","DOI":"10.1145\/643470.643474"},{"doi-asserted-by":"crossref","unstructured":"Rau, B.R., Schlansker, M.: Embedded computing: New directions in architecture and automation. HP Labs technical report: HPL-2000-115 (2000)","key":"29_CR24","DOI":"10.1007\/3-540-44467-X_21"},{"doi-asserted-by":"crossref","unstructured":"Sankaralingam, K., Nagarajan, R., Liu, H., Huh, J., Kim, C., Burger, D., Keckler, S., Moore, C.: Exploiting ilp, tlp, and dlp using polymorphism in the trips architecture. In: 30th Annual International Symposium on Computer Architecture, ISCA (2003)","key":"29_CR25","DOI":"10.1145\/859666.859667"},{"doi-asserted-by":"crossref","unstructured":"Scholz, S.-B.: Single assignment c \u2013 efficient support for high-level array operations in a functional setting. Journal of Functional Programming\u00a013(6) (2003)","key":"29_CR26","DOI":"10.1017\/S0956796802004458"},{"unstructured":"Schreiber, R., Aditya, S., Mahlke, S., Kathail, V., Rau, B.R., Cronquist, D., Sivaraman, M.: Pico-npa: High-level synthesis of nonprogrammable hardware accelerators. HP Labs technical report: HPL-2001-249 (2001)","key":"29_CR27"},{"unstructured":"Schreiber, R., Aditya, S., Rau, B.R., Kathail, V., Mahlke, S., Abraham, S., Snider, G.: High-level synthesis of nonprogrammable hardware accelerators. HP Labs technical report: HPL-2000-31 (2000)","key":"29_CR28"},{"doi-asserted-by":"crossref","unstructured":"Seng, S.P., Palem, K.V., Rabbah, R.M., Wong, W.-F., Luk, W., Cheung, P.: Pd-xml: Extensible markup language for processor description. In: Proceedings of the IEEE International Conference on Field-Programmable Technology (ICFPT) (December 2002)","key":"29_CR29","DOI":"10.1109\/FPT.2002.1188729"},{"doi-asserted-by":"crossref","unstructured":"So, B., Hall, M.W., Diniz, P.C.: A compiler approach to fast hardware design space exploration in fpga based systems. In: ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI (2002)","key":"29_CR30","DOI":"10.1145\/512529.512550"},{"unstructured":"Talla, S.: Adaptive Explicitly Parallel Instruction Computing. PhD thesis, New York University, Department of Computer Science (2000)","key":"29_CR31"},{"doi-asserted-by":"crossref","unstructured":"VanderWiel, S., Lilja, D.J.: Data prefetch mechanisms. ACM Computing Surveys (CSUR)\u00a032(2) (June 2000)","key":"29_CR32","DOI":"10.1145\/358923.358939"},{"doi-asserted-by":"crossref","unstructured":"Waingold, E., Taylor, M., Srikrishna, D., Sarkar, V., Lee, W., Lee, V., Kim, J., Frank, M., Finch, P., Barua, R., Babb, J., Amarasinghe, S., Agarwal, A.: Baring it all to software: Raw machines. IEEE Computer (September 1997)","key":"29_CR33","DOI":"10.1109\/2.612254"},{"doi-asserted-by":"crossref","unstructured":"Wolf, M.E., Lam, M.S.: A loop transformation theory and an algorithm to maximize parallelism. Proceedings of the IEEE Transactions on Parallel and Distributed Systems\u00a02(4) (October 1991)","key":"29_CR34","DOI":"10.1109\/71.97902"},{"doi-asserted-by":"crossref","unstructured":"Zahiri, B.: Structured asics: Opportunities and challenges. In: 21st International Conference on Computer Design (2003)","key":"29_CR35","DOI":"10.1109\/ICCD.2003.1240929"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Science - ASIAN 2004. Higher-Level Decision Making"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30502-6_29.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,16]],"date-time":"2021-11-16T21:55:58Z","timestamp":1637099758000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30502-6_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540240877","9783540305026"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30502-6_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}