{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:46:50Z","timestamp":1740894410757,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":30,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540240877"},{"type":"electronic","value":"9783540305026"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30502-6_6","type":"book-chapter","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T22:22:20Z","timestamp":1294438940000},"page":"78-92","source":"Crossref","is-referenced-by-count":0,"title":["Design Exploration Framework Under Impreciseness Based on Register-Constrained Inclusion Scheduling"],"prefix":"10.1007","author":[{"given":"Chantana","family":"Chantrapornchai","sequence":"first","affiliation":[]},{"given":"Wanlop","family":"Surakumpolthorn","sequence":"additional","affiliation":[]},{"given":"Edwin","family":"Sha","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1049\/ip-cdt:19951516","volume":"142","author":"I. Ahmad","year":"1995","unstructured":"Ahmad, I., Dhodhi, M.K., Chen, C.Y.R.: Integrated scheduling, allocation and module selection for design-space exploration in high-level synthesis. IEEE Proc.-Comput. Digit. Tech.\u00a0142, 65\u201371 (1995)","journal-title":"IEEE Proc.-Comput. Digit. Tech."},{"doi-asserted-by":"crossref","unstructured":"Chantrapornchai, C., Sha, E.H., Hu, X.S.: Efficient scheduling for imprecise timing based on fuzzy theory. In: Proc. Midwest Symposium on Circuits and Systems, pp. 272\u2013275 (1998)","key":"6_CR2","DOI":"10.1109\/MWSCAS.1998.759485"},{"doi-asserted-by":"crossref","unstructured":"Chantrapornchai, C., Sha, E.H., Hu, X.S.: Efficient algorithms for finding highly acceptable designs based on module-utility selections. In: Proceedings of the\u00a0Great Lake Symposium on VLSI, pp. 128\u2013131 (1999)","key":"6_CR3","DOI":"10.1109\/GLSV.1999.757393"},{"issue":"4","key":"6_CR4","doi-asserted-by":"publisher","first-page":"1047","DOI":"10.1016\/S1383-7621(00)00009-6","volume":"11","author":"C. Chantrapornchai","year":"2000","unstructured":"Chantrapornchai, C., Sha, E.H.-M., Hu, X.S.: Efficient module selections for finding highly acceptable designs based on inclusion scheduling. J. of System Architecture\u00a011(4), 1047\u20131071 (2000)","journal-title":"J. of System Architecture"},{"key":"6_CR5","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1109\/43.822617","volume":"19","author":"C. Chantrapornchai","year":"2000","unstructured":"Chantrapornchai, C., Sha, E.H.-M., Hu, X.S.: Efficient acceptable design exploration based on module utility selection. IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems\u00a019, 19\u201329 (2000)","journal-title":"IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems"},{"key":"6_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1007\/978-3-540-30121-9_25","volume-title":"Embedded and Ubiquitous Computing","author":"C. Chantrapornchai","year":"2004","unstructured":"Chantrapornchai, C., Surakumpolthorn, W., Sha, E.H.: Efficient scheduling for design exploration with imprecise latency and register constraints. In: Yang, L.T., Guo, M., Gao, G.R., Jha, N.K. (eds.) EUC 2004. LNCS, vol.\u00a03207, pp. 259\u2013270. Springer, Heidelberg (2004)"},{"issue":"5","key":"6_CR7","first-page":"581","volume":"12","author":"C. Chantrapornchai","year":"2001","unstructured":"Chantrapornchai, C., Tongsima, S.: Resource estimation algorithm under impreciseness using inclusion scheduling. Intl. J. on Foundation of Computer Science, Special Issue in Scheduling\u00a012(5), 581\u2013598 (2001)","journal-title":"Intl. J. on Foundation of Computer Science, Special Issue in Scheduling"},{"doi-asserted-by":"crossref","unstructured":"Chaudhuri, S., Bylthe, S.A., Walker, R.A.: An exact methodology for scheduling in 3D design space. In: Proceedings of the\u00a01995\u00a0International Symposium on System Level Synthesis, pp. 78\u201383 (1995)","key":"6_CR8","DOI":"10.1145\/224486.224505"},{"doi-asserted-by":"crossref","unstructured":"Chaudhuri, S., Walker, R.: Computing lower bounds on functional units before scheduling. In: Proceedings of the\u00a0International Symposium on System Level Synthesis, pp. 36\u201341 (1994)","key":"6_CR9","DOI":"10.1109\/ISHLS.1994.302344"},{"doi-asserted-by":"crossref","unstructured":"Dani, A., Ramanan, V., Govindarajan, R.: Register-sensitive software pipelining. In: Proceedings. of the Merged 12th International Parallel Processing and 9th International Symposium on Parallel and Distributed Systems, April 1998, pp. 194\u2013198 (1998)","key":"6_CR10","DOI":"10.1109\/IPPS.1998.669910"},{"doi-asserted-by":"crossref","unstructured":"Eichenberger, A., Davidson, E.S.: Register allocation for predicated code. In: Proceeding of MICRO (1995)","key":"6_CR11","DOI":"10.1109\/MICRO.1995.476825"},{"doi-asserted-by":"crossref","unstructured":"Eichenberger, A.E., Davidson, E.S.: Stage scheduling: A technique to reduce the register requirements of a modulo schedule. In: Proceedings of MICRO-28, pp. 338\u2013349 (1995)","key":"6_CR12","DOI":"10.1109\/MICRO.1995.476843"},{"doi-asserted-by":"crossref","unstructured":"Esbensen, H., Kuh, E.S.: Design space exploration using the genetic algorithm. In: Proceedings of the\u00a01996\u00a0International Symposium on Circuits and Systems, pp. 500\u2013503 (1996)","key":"6_CR13","DOI":"10.1109\/ISCAS.1996.542010"},{"unstructured":"Chen, F., Tongsima, S., Sha, E.H.: Loop scheduling algorithm for timing and memory operation minimization with register constraint. In: Proc. SiP 1998 (1998)","key":"6_CR14"},{"unstructured":"Gupta, K.: Introduction to fuzzy arithmetics. Van Nostrand (1985)","key":"6_CR15"},{"doi-asserted-by":"crossref","unstructured":"Hammami, O.: Fuzzy scheduling in compiler optimizations. In: Proceedings of the\u00a0ISUMA-NAFIPS (1995)","key":"6_CR16","DOI":"10.1109\/ISUMA.1995.527753"},{"doi-asserted-by":"crossref","unstructured":"Karkowski, I.: Architectural synthesis with possibilistic programming. In: HICSS-28 (January 1995)","key":"6_CR17","DOI":"10.1109\/HICSS.1995.375413"},{"doi-asserted-by":"crossref","unstructured":"Karkowski, I., Otten, R.H.J.M.: Retiming synchronous circuitry with imprecise delays. In: Proceedings of the\u00a032nd\u00a0Design Automation Conference, San Francisco, CA, pp. 322\u2013326 (1995)","key":"6_CR18","DOI":"10.1145\/217474.217549"},{"doi-asserted-by":"crossref","unstructured":"Kaviani, A.S., Vranesic, Z.G.: On scheduling in multiprocess systems using fuzzy logic. In: Proceedings of the\u00a0International Symposium on Multiple-valued Logic, pp. 141\u2013147 (1994)","key":"6_CR19","DOI":"10.1109\/ISMVL.1994.302208"},{"doi-asserted-by":"crossref","unstructured":"Lee, J., Tiao, A., Yen, J.: A fuzzy rule-based approach to real-time scheduling. In: Proc.\u00a0Intl. Conf. FUZZ-1994, vol.\u00a02 (1994)","key":"6_CR20","DOI":"10.1109\/FUZZY.1994.343564"},{"issue":"3","key":"6_CR21","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/12.910814","volume":"50","author":"J. Llosa","year":"2001","unstructured":"Llosa, J., Ayguade, E., Gonzalez, A., Valero, M., Eckhardt, J.: Lifetime-sensitive modulo scheduling in a production environment. IEEE Transactions on Computers\u00a050(3), 234\u2013249 (2001)","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"crossref","unstructured":"Llosa, J., Valero, M., Ayguade, E.: Heuristics for register-constrained software pipelining. In: International Symposium on Microarchitecture, pp. 250\u2013261 (1996)","key":"6_CR22","DOI":"10.1109\/MICRO.1996.566466"},{"doi-asserted-by":"crossref","unstructured":"Mandal, C.A., Chakrabarti, P.O., Ghose, S.: Design space exploration for data path synthesis. In: Proceedings of the10th International Conference on VLSI Design, pp. 166\u2013170 (1996)","key":"6_CR23","DOI":"10.1109\/ICVD.1997.568071"},{"doi-asserted-by":"crossref","unstructured":"Mertins, K., et al.: Set-up scheduling by fuzzy logic. In: Proceedings of the\u00a0International conference on computer integrated manufacturing and automation technology, pp. 345\u2013350 (1994)","key":"6_CR24","DOI":"10.1109\/CIMAT.1994.389050"},{"doi-asserted-by":"crossref","unstructured":"Rabaey, J., Potkonjak, M.: Estimating implementation bounds for real time DSP application specific circuits. IEEE Transactions on\u00a0Computer-Aided Design of integrated circuits and systems\u00a013(6) (June 1994)","key":"6_CR25","DOI":"10.1109\/43.285240"},{"issue":"2","key":"6_CR26","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1109\/92.238417","volume":"1","author":"A. Sharma","year":"1993","unstructured":"Sharma, A., Jain, R.: Estimating architectural resources and performance for high-level synthesis applications. IEEE Transactions on\u00a0VLSI systems\u00a01(2), 175\u2013190 (June 1993)","journal-title":"IEEE Transactions on\u00a0VLSI systems"},{"doi-asserted-by":"crossref","unstructured":"Soma, H., Hori, M., Sogou, T.: Schedule optimization using fuzzy inference. In: Proc.\u00a0FUZZ-1995, pp. 1171\u20131176 (1995)","key":"6_CR27","DOI":"10.1109\/FUZZY.1995.409831"},{"doi-asserted-by":"crossref","unstructured":"Turksen, I.B., et al.: Fuzzy expert system shell for scheduling. SPIE, 308\u2013319 (1993)","key":"6_CR28","DOI":"10.1117\/12.165037"},{"key":"6_CR29","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1016\/0020-0255(75)90036-5","volume":"8","author":"L.A. Zadeh","year":"1975","unstructured":"Zadeh, L.A.: The concept of a linguistic variable and its application to approximate reasoning, Part I. Information Science\u00a08, 199\u2013249 (1975)","journal-title":"Information Science"},{"unstructured":"Zalamea, J., Llosa, J., Ayguade, E., Valero, M.: Software and hardware techniques to optimize register file utilization in vliw architectures. In: Proceedings of the International Workshop on Advanced Compiler Technology for High Performance and Embedded Systems (IWACT) (July 2001)","key":"6_CR30"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Science - ASIAN 2004. Higher-Level Decision Making"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30502-6_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:41:47Z","timestamp":1740840107000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30502-6_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540240877","9783540305026"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30502-6_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}