{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:46:26Z","timestamp":1725551186427},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540240761"},{"type":"electronic","value":"9783540305361"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30536-1_39","type":"book-chapter","created":{"date-parts":[[2010,3,31]],"date-time":"2010-03-31T23:31:39Z","timestamp":1270078299000},"page":"353-360","source":"Crossref","is-referenced-by-count":0,"title":["Altera Max Plus II Development Environment in Fault Simulation and Test Implementation of Embedded"],"prefix":"10.1007","author":[{"given":"Sunil R.","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chuan","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liwu","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mansour H.","family":"Assaf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emil M.","family":"Petriu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehmet","family":"Sahinoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"39_CR1","doi-asserted-by":"publisher","first-page":"1725","DOI":"10.1109\/19.982974","volume":"50","author":"S.R. Das","year":"2001","unstructured":"Das, S.R., Ramamoorthy, C.V., Assaf, M.H., Petriu, E.M., Jone, W.-B.: Fault Tolerance in Systems Design in VLSI Using Data Compression Under Constraints of Failure Probabilities. IEEE Trans. Instrum. Meas.\u00a050, 1725\u20131747 (2001)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"39_CR2","volume-title":"Built-In Test for VLSI: Pseudorandom Techniques","author":"P.H. Bardell","year":"1987","unstructured":"Bardell, P.H., McAnney, W.H., Savir, J.: Built-In Test for VLSI: Pseudorandom Techniques. Wiley Interscience, New York (1987)"},{"key":"39_CR3","first-page":"309","volume":"3","author":"W.-B. Jone","year":"1991","unstructured":"Jone, W.-B., Das, S.R.: Space Compression Method for Built-In Self-Testing of VLSI Circuits. Int. J. Comput. Aided VLSI Des.\u00a03, 309\u2013322 (1991)","journal-title":"Int. J. Comput. Aided VLSI Des."},{"key":"39_CR4","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1109\/12.46290","volume":"39","author":"M. Karpovsky","year":"1990","unstructured":"Karpovsky, M., Nagvajara, P.: Optimal Robust Compression of Test Responses. IEEE Trans. Comput.\u00a0C-39, 138\u2013141 (1990)","journal-title":"IEEE Trans. Comput."},{"unstructured":"Lee, H.K., Ha, D.S.: On the Generation of Test Patterns for Combinational Circuits. Tech. Rep. 12-93, Dept. Elec. Eng., Virginia Polytec. Inst. and State Univ., Blacksburg, VA (1993)","key":"39_CR5"},{"key":"39_CR6","doi-asserted-by":"publisher","first-page":"290","DOI":"10.1109\/TCAD.1987.1270273","volume":"6","author":"Y.K. Li","year":"1987","unstructured":"Li, Y.K., Robinson, J.P.: Space Compression Method with Output Data Modification. IEEE Trans. Comput. Aided Des.\u00a06, 290\u2013294 (1987)","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"39_CR7","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MDT.1985.294856","volume":"2","author":"E.J. McCluskey","year":"1985","unstructured":"McCluskey, E.J.: Built-In Self-Test Techniques. IEEE Des. Test Comput.\u00a02, 21\u201328 (1985)","journal-title":"IEEE Des. Test Comput."},{"doi-asserted-by":"crossref","unstructured":"Pomeranz, I., Reddy, L.N., Reddy, S.M.: COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits. In: Proc. Int. Test Conf., pp. 194\u2013203 (1991)","key":"39_CR8","DOI":"10.1109\/TEST.1991.519510"},{"key":"39_CR9","doi-asserted-by":"publisher","first-page":"743","DOI":"10.1109\/12.90252","volume":"C-40","author":"D.K. Pradhan","year":"1991","unstructured":"Pradhan, D.K., Gupta, S.K.: A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression. IEEE Trans. Comput.\u00a0C-40, 743\u2013763 (1991)","journal-title":"IEEE Trans. Comput."},{"key":"39_CR10","doi-asserted-by":"publisher","first-page":"1151","DOI":"10.1109\/12.2271","volume":"C-37","author":"S.M. Reddy","year":"1988","unstructured":"Reddy, S.M., Saluja, K., Karpovsky, M.G.: Data Compression Technique for Test Responses. IEEE Trans. Comput.\u00a0C-37, 1151\u20131156 (1988)","journal-title":"IEEE Trans. Comput."},{"unstructured":"Saluja, K.K., Karpovsky, M.: Testing Computer Hardware Through Compression in Space and Time. In: Proc. Int. Test Conf., pp. 83\u201388 (1983)","key":"39_CR11"},{"key":"39_CR12","doi-asserted-by":"publisher","first-page":"930","DOI":"10.1109\/12.536235","volume":"45","author":"J. Savir","year":"1996","unstructured":"Savir, J.: Reducing the MISR Size. IEEE Trans. Comput.\u00a0C-45, 930\u2013938 (1996)","journal-title":"IEEE Trans. Comput."},{"unstructured":"Chakrabarty, K.: Test Response Compaction for Built-In Self-Testing. Ph.D. Dissertation, Dept. Comp. Sc. Eng., Univ. Michigan, Ann Arbor, MI (1995)","key":"39_CR13"},{"unstructured":"Assaf, M.H.: Digital Core Output Test Data Compression Architecture Based on Switching Theory Concepts. Ph.D. Dissertation, Sch. Info. Tech. Eng., Univ. Ottawa, Ottawa, ON, Canada (2003)","key":"39_CR14"},{"key":"39_CR15","volume-title":"System-on-a-Chip: Design and Test","author":"R. Rajsuman","year":"2000","unstructured":"Rajsuman, R.: System-on-a-Chip: Design and Test. Artech House, Boston (2000)"},{"unstructured":"Jin, C.: Test Implementation of Embedded Cores-Based Sequential Circuits Using Verilog HDL Under Altera Max Plus II Development Environment. M.A.Sc. Thesis, Dept. Sys. Sc., Univ. Ottawa, Ottawa, ON, Canada (2004)","key":"39_CR16"}],"container-title":["Lecture Notes in Computer Science","Distributed Computing - IWDC 2004"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30536-1_39.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:26:15Z","timestamp":1620012375000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30536-1_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540240761","9783540305361"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30536-1_39","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}