{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T16:11:34Z","timestamp":1740240694926,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540241287"},{"type":"electronic","value":"9783540305668"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30566-8_108","type":"book-chapter","created":{"date-parts":[[2010,7,2]],"date-time":"2010-07-02T21:07:43Z","timestamp":1278104863000},"page":"947-951","source":"Crossref","is-referenced-by-count":0,"title":["Increasing Software-Pipelined Loops in the Itanium-Like Architecture"],"prefix":"10.1007","author":[{"given":"Wenlong","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haibo","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhizhong","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"108_CR1","doi-asserted-by":"crossref","unstructured":"Dehnert, J.C., Hsu, P.Y., Bratt, J.P.: Overlapped Loop Support in the Cydra 5. In: Proceedings of ASPLOS 1989, pp. 26\u201338 (1989)","DOI":"10.1145\/70082.68185"},{"key":"108_CR2","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1145\/212094.212131","volume":"27","author":"V.H. Allan","year":"1995","unstructured":"Allan, V.H., Jones, R.B., Lee, R.M., Allan, S.J.: Software Pipelining. ACM Computing Surveys\u00a027, 367\u2013432 (1995)","journal-title":"ACM Computing Surveys"},{"key":"108_CR3","doi-asserted-by":"crossref","unstructured":"Huff, R.A.: Lifetime-sensitive modulo scheduling. In: Proceedings of PLDI 1993, pp. 58-267 (1993)","DOI":"10.1145\/155090.155115"},{"key":"108_CR4","unstructured":"Llosa, J.: Reducing the Impact of Register Pressure on Software Pipelining. PhD thesis. Universitat Polit\u00e8cnica de Catalunya (1996)"},{"key":"108_CR5","doi-asserted-by":"crossref","unstructured":"Rau, B.R., Lee, M., Tirumalai, P., Schlansker, P.: Register allocation for software pipelined loops. In: Proceedings of PLDI 1992, pp. 283\u2013299 (1992)","DOI":"10.1145\/143095.143141"},{"key":"108_CR6","doi-asserted-by":"crossref","unstructured":"Llosa, J., Valero, M., Ayguad\u00e9, E.: Heuristics for register-constrained software pipelining. In: Proceedings of the MICRO-29, pp. 250\u2013261 (1996)","DOI":"10.1109\/MICRO.1996.566466"},{"key":"108_CR7","unstructured":"Ju, R., Sun, C., Wu, C.Y.: Open Research Compiler for Itanium Processor Family(IPF). In: Proceedings of MICRO-34 (2001)"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30566-8_108.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T15:45:22Z","timestamp":1740239122000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30566-8_108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540241287","9783540305668"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30566-8_108","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}