{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:50:16Z","timestamp":1725558616014},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540241287"},{"type":"electronic","value":"9783540305668"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30566-8_109","type":"book-chapter","created":{"date-parts":[[2010,7,2]],"date-time":"2010-07-02T21:07:43Z","timestamp":1278104863000},"page":"952-964","source":"Crossref","is-referenced-by-count":2,"title":["A Space-Efficient On-Chip Compressed Cache Organization for High Performance Computing"],"prefix":"10.1007","author":[{"given":"Keun Soo","family":"Yim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jang-Soo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jihong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kern","family":"Koh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"109_CR1","volume-title":"Computer Architecture \u2013 A Quantitative Approach","author":"J.L. Hennessy","year":"2002","unstructured":"Hennessy, J.L., Patterson, D.A., Goldberg, D.: Computer Architecture \u2013 A Quantitative Approach, 3rd edn. Morgan Kaufmann Publishers, San Francisco (2002)","edition":"3"},{"key":"109_CR2","unstructured":"Lee, J.S., Hong, W.K., Kim, S.D.: Design and Evaluation of On-Chip Cache Compression Technology. In: Proceedings of the IEEE International Conference on Computer Design, pp. 184\u2013191 (1999)"},{"key":"109_CR3","doi-asserted-by":"crossref","unstructured":"Yang, J., Zhang, Y., Gupta, R.: Frequent Value Compression in Data Caches. In: Proceedings of ACM\/IEEE International Symposium on Microarchitecture, pp. 258\u2013265 (2000)","DOI":"10.1145\/360128.360154"},{"key":"109_CR4","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Yang, J., Gupta, R.: Frequent Value Locality and Value-centric Data Cache Design. In: Proceedings of the ACM International Conference on Architectural Support for Programming Languages and Operating Systems (2000)","DOI":"10.1145\/378993.379235"},{"key":"109_CR5","doi-asserted-by":"crossref","unstructured":"Franaszek, P.A., Robinson, J., Thomas, J.: Parallel Compression with Cooperative Dictionary Construction. In: Proceedings of the IEEE Data Compression Conference, pp. 200\u2013209 (1996)","DOI":"10.1109\/DCC.1996.488325"},{"issue":"2","key":"109_CR6","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: an Infrastructure for Computer System Modeling. IEEE Computer\u00a035(2), 59\u201367 (2002)","journal-title":"IEEE Computer"},{"issue":"7","key":"109_CR7","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/2.869367","volume":"33","author":"J.L. Henning","year":"2000","unstructured":"Henning, J.L.: SPEC CPU2000: Measuring CPU Performance in the New Millennium. IEEE Computer\u00a033(7), 28\u201335 (2000)","journal-title":"IEEE Computer"},{"key":"109_CR8","first-page":"422","volume-title":"Proceedings of the 22nd EuroMicro Conference","author":"M. Kjelso","year":"1996","unstructured":"Kjelso, M., Gooch, M., Jones, S.: Design and Performance of a Main Memory Hardware Data Compressor. In: Proceedings of the 22nd EuroMicro Conference, pp. 422\u2013430. IEEE Computer Society Press, Los Alamitos (1996)"},{"key":"109_CR9","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving Direct-Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers. In: Proceedings of the ACM\/IEEE International Symposium on Computer Architecture, pp. 364\u2013373 (1990)","DOI":"10.1145\/325096.325162"},{"issue":"3","key":"109_CR10","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1145\/937503.937504","volume":"35","author":"A. Beszedes","year":"2003","unstructured":"Beszedes, A., Ferenc, R., Gyimothy, T., Dolenc, A., Karsisto, K.: Survey of Code-Size Reduction Methods. ACM Computing Surveys\u00a035(3), 223\u2013267 (2003)","journal-title":"ACM Computing Surveys"},{"key":"109_CR11","first-page":"285","volume-title":"Operating System Concepts","author":"A. Silberschatz","year":"2003","unstructured":"Silberschatz, A., Galvin, P.B., Gagne, G.: Operating System Concepts, 6th edn., pp. 285\u2013287. John Wiley & Sons Inc., Chichester (2003)","edition":"6"},{"key":"109_CR12","unstructured":"Shivakumar, P., Jouppi, N.P.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Compaq Computer Corporation Western Research Laboratory, Research Report 2001\/2 (2001)"},{"issue":"4","key":"109_CR13","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1145\/871502.871503","volume":"30","author":"I. Gomez","year":"2002","unstructured":"Gomez, I., Pifiuel, L., Prieto, M., Tirado, F.: Analysis of Simulation-adapted Benchmarks SPEC 2000. ACM Computer Architecture News\u00a030(4), 4\u201310 (2002)","journal-title":"ACM Computer Architecture News"},{"key":"109_CR14","unstructured":"Yim, K.S., Kim, J., Koh, K.: Performance Analysis of On-Chip Cache and Main Memory Compression Systems for High-End Parallel Computers. In: Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, pp. 469\u2013475 (2004)"},{"key":"109_CR15","doi-asserted-by":"crossref","unstructured":"Benini, L., Bruni, D., Macii, A., Macii, E.: Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors. In: Processing of the IEEE Design, Automation and Test in Europe Conference and Exhibition, pp. 449\u2013453 (2002)","DOI":"10.1109\/DATE.2002.998312"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30566-8_109.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:22:38Z","timestamp":1605759758000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30566-8_109"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540241287","9783540305668"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30566-8_109","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}