{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:56:25Z","timestamp":1725558985188},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540241287"},{"type":"electronic","value":"9783540305668"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30566-8_111","type":"book-chapter","created":{"date-parts":[[2010,7,2]],"date-time":"2010-07-02T21:07:43Z","timestamp":1278104863000},"page":"975-984","source":"Crossref","is-referenced-by-count":0,"title":["A Case of SCMP with TLS"],"prefix":"10.1007","author":[{"given":"Jianzhuang","family":"Lu","sequence":"first","affiliation":[]},{"given":"Chunyuan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yun","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Wu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"111_CR1","doi-asserted-by":"crossref","unstructured":"Hammond, L., Nayfeh, B.A., Olukotun, K.: Stanford University. A Single-Chip Multiprocessor. IEEE Computer Special Issue on Billion-Transistor Processors, 79\u201385 (September 1997)","DOI":"10.1109\/2.612253"},{"issue":"8","key":"111_CR2","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/2.781631","volume":"32","author":"J. Hennessy","year":"1999","unstructured":"Hennessy, J.: The Future of Systems Research. IEEE Computer\u00a032(8), 27\u201333 (1999)","journal-title":"IEEE Computer"},{"key":"111_CR3","doi-asserted-by":"crossref","unstructured":"Barroso, L.A., Gharachorloo, K., McNamara, R., Nowatzyk, A., Qadeer, S., Sano, B., Smith, S., Stets, R., Verghese, B.: Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In: Proceedings of the 27th Annual International Symposium on Computer Architecture (June 2000)","DOI":"10.1145\/339647.339696"},{"issue":"4","key":"111_CR4","doi-asserted-by":"publisher","first-page":"13","DOI":"10.4218\/etrij.00.0100.0402","volume":"22","author":"K. Park","year":"2000","unstructured":"Park, K., et al.: On-Chip Multiprocessor with Simultaneous multithreading. ETRI Journal\u00a022(4), 13\u201324 (2000)","journal-title":"ETRI Journal"},{"key":"111_CR5","doi-asserted-by":"crossref","unstructured":"Tendler, J.M., Dodson, S., Fields, S., Le, H., Sinharoy, B.: IBM POWER4 System Microarchitecture. Technical White Paper. IBM Server Group (October 2001)","DOI":"10.1147\/rd.461.0005"},{"key":"111_CR6","unstructured":"Tremblay, M.: MAJC-5200: A VLIW Convergent MPSOC. Microprocessor Forum (October 1999)"},{"key":"111_CR7","doi-asserted-by":"crossref","unstructured":"Hammond, L., Hubbert, B.A., Siu, M., Prabhu, M.K., Chen, M., Olukotun, K.: The Stanford Hydra CMP. IEEE MICRO Magazine, 71\u201384 (March-April 2000)","DOI":"10.1109\/40.848474"},{"key":"111_CR8","doi-asserted-by":"crossref","unstructured":"Krishnan, V., Torrellas, J.: A Chip-Multiprocessor Architecture with Speculative Threading. IEEE Transactions on Computers\u00a048(9) (September 1999)","DOI":"10.1109\/12.795218"},{"key":"111_CR9","doi-asserted-by":"crossref","unstructured":"Hammond, L., Willey, M., Olukotun, K.: Data Speculation Support for a Chip Multiprocessor. In: Proceedings of the Eighth ACM Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, California (October 1998)","DOI":"10.21236\/ADA419653"},{"key":"111_CR10","unstructured":"Tsai, J., Huang, J., Amlo, C., Lilja, D.J., Yew, P.-C.: The Superthreaded Processor Architecture. To appear in the IEEE Transaction on Computers, Special Issue on Multithreaded Architectures (September 1999)"},{"key":"111_CR11","doi-asserted-by":"crossref","unstructured":"Sohi, G.S., Breach, S.E., Vijaykumar, T.N.: Multiscalar processors. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 22\u201324, pp. 414\u2013425 (1995)","DOI":"10.1145\/223982.224451"},{"key":"111_CR12","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1109\/HPCA.1998.650559","volume-title":"Proc. Fourth Int\u2019l Symp. High-Performance Computer Architecture (HPCA-4)","author":"S. Gopal","year":"1998","unstructured":"Gopal, S., et al.: Speculative Versioning Cache. In: Proc. Fourth Int\u2019l Symp. High-Performance Computer Architecture (HPCA-4), pp. 195\u2013205. IEEE Computer Society Press, Los Alamitos (1998)"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30566-8_111.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:22:39Z","timestamp":1605759759000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30566-8_111"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540241287","9783540305668"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30566-8_111","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}