{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:59Z","timestamp":1759147379820},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540243991"},{"type":"electronic","value":"9783540305743"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-30574-3_22","type":"book-chapter","created":{"date-parts":[[2010,7,4]],"date-time":"2010-07-04T14:39:19Z","timestamp":1278254359000},"page":"323-333","source":"Crossref","is-referenced-by-count":54,"title":["A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box"],"prefix":"10.1007","author":[{"given":"Nele","family":"Mentens","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lejla","family":"Batina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bart","family":"Preneel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"22_CR1","unstructured":"FIPS Pub. 197: Specification for the AES (November 2001), \n                    \n                      http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"key":"22_CR2","doi-asserted-by":"publisher","first-page":"296","DOI":"10.1109\/ASAP.2002.1030728","volume-title":"Proceedings of the IEEE International Conference on Application-Specific System, Architectures, and Processors (ASAP)","author":"M. Alam","year":"2002","unstructured":"Alam, M., Badawy, W., Jullien, G.: A novel pipelined threads architecture for aes encryption algorithm. In: Schulte, M., Bhattacharyya, S., Burgess, N., Schreiber, R. (eds.) Proceedings of the IEEE International Conference on Application-Specific System, Architectures, and Processors (ASAP), San Jose, CA, USA, July 17-19, pp. 296\u2013302. IEEE Computer Society Press, Los Alamitos (2002)"},{"key":"22_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/978-3-540-45238-6_26","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"P. Chodowiec","year":"2003","unstructured":"Chodowiec, P., Gaj, K.: Very compact FPGA implementation of the AES algorithm. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 319\u2013333. Springer, Heidelberg (2003)"},{"key":"22_CR4","unstructured":"Daemen, J., Rijmen, V.: AES proposal: Rijndael (September 2001), \n                    \n                      http:\/\/csrc.nist.gov\/CryptoToolkit\/aes\/rijndael\/Rijndael.pdf"},{"key":"22_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The design of Rijndael: AES\u2013The Advanced Encryption Standard","author":"J. Daemen","year":"2002","unstructured":"Daemen, J., Rijmen, V.: The design of Rijndael: AES\u2013The Advanced Encryption Standard. Springer, Heidelberg (2002)"},{"key":"22_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/3-540-36231-2_1","volume-title":"Progress in Cryptology - INDOCRYPT 2002","author":"J. Daemen","year":"2002","unstructured":"Daemen, J., Rijmen, V.: Security of a wide trail design. In: Menezes, A., Sarkar, P. (eds.) INDOCRYPT 2002. LNCS, vol.\u00a02551, pp. 1\u201311. Springer, Heidelberg (2002)"},{"key":"22_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/3-540-44709-1_8","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"V. Fischer","year":"2001","unstructured":"Fischer, V., Drutarovsk\u00fd, M.: Two methods of Rijndael implementation in reconfigurable hardware. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 77\u201392. Springer, Heidelberg (2001)"},{"key":"22_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1007\/3-540-45353-9_8","volume-title":"Topics in Cryptology - CT-RSA 2001","author":"K. Gaj","year":"2001","unstructured":"Gaj, K., Chodowiec, P.: Fast implementation and fair comparison of the final candidates for advanced encryption standard using field programmable gate arrays. In: Naccache, D. (ed.) CT-RSA 2001. LNCS, vol.\u00a02020, p. 84. Springer, Heidelberg (2001)"},{"key":"22_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"342","DOI":"10.1007\/BFb0052247","volume-title":"Advances in Cryptology - CRYPTO \u201997","author":"J. Guajardo","year":"1997","unstructured":"Guajardo, J., Paar, C.: Efficient algorithms for elliptic curve cryptosystems. In: Kaliski Jr., B.S. (ed.) CRYPTO 1997. LNCS, vol.\u00a01294, pp. 342\u2013356. Springer, Heidelberg (1997)"},{"key":"22_CR10","unstructured":"Jdrvinen, K., Tommiska, M., Skyttd, J.: A fully pipelined memoryless 17.8 Gbps AES-128 encyptor. In: Proceedings of the 11th ACM International Symposium on Field Programmable Gate Arrays (FPGA), Monterey, CA, USA (February 23-25, 2003)"},{"key":"22_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1007\/3-540-44709-1_6","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"H. Kuo","year":"2001","unstructured":"Kuo, H., Verbauwhede, I.: Architectural optimization for a 1.82Gbits\/sec VLSI implementation of the AES rijndael algorithm. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 51\u201364. Springer, Heidelberg (2001)"},{"key":"22_CR12","first-page":"277","volume-title":"Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP)","author":"C.-C. Lu","year":"2002","unstructured":"Lu, C.-C., Tseng, S.-Y.: Integrated design of AES (Advanced Encryption Standard) encrypter and decrypter. In: Schulte, M., Bhattacharyya, S., Burgess, N., Schreiber, R. (eds.) Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP), San Jose, CA, USA, July 17-19, pp. 277\u2013285. IEEE Computer Society Press, Los Alamitos (2002)"},{"key":"22_CR13","unstructured":"Macchetti, M., Bertoni, G.: Hardware implementation of the Rijndael Sbox: A case study. ST Journal of system research, 84\u201391 (2002)"},{"key":"22_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.V.: High performance single-chip FPGA Rijndael algorithm implementations. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 65\u201376. Springer, Heidelberg (2001)"},{"key":"22_CR15","unstructured":"Paar, C.: Efficient VLSI Architectures for Bit-Parallel Computation in Galois Fields. PhD thesis, Institute for Experimental Mathematics, University of Essen, Germany (1994)"},{"key":"22_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1007\/3-540-44709-1_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"A. Rudra","year":"2001","unstructured":"Rudra, A., Dubey, P.K., Jutla, C.S., Kumar, V., Rao, J.R., Rohatgi, P.: Efficient Rijndael encryption implementation with composite field arithmetic. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 171\u2013184. Springer, Heidelberg (2001)"},{"key":"22_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology - ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A compact Rijndael hardware architecture with S-Box optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol.\u00a02248, pp. 239\u2013254. Springer, Heidelberg (2001)"},{"key":"22_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"334","DOI":"10.1007\/978-3-540-45238-6_27","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"F.-X. Standaert","year":"2003","unstructured":"Standaert, F.-X., Rouvroy, G., Quisquater, J.-J., Legat, J.-D.: Efficient implemen ation of rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 334\u2013350. Springer, Heidelberg (2003)"},{"issue":"3","key":"22_CR19","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1109\/JSSC.2002.808300","volume":"38","author":"I. Verbauwhede","year":"2003","unstructured":"Verbauwhede, I., Schaumont, P., Kuo, H.: Design and performance testing of a2.29-Gb\/s Rijndael processor. IEEE Journal of Solid-State Circuits\u00a038(3), 569\u2013572 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"22_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"500","DOI":"10.1007\/3-540-36400-5_36","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"J. Wolkerstorfer","year":"2003","unstructured":"Wolkerstorfer, J.: Dual-field arithmetic unit for GF(p) and GF(2m). In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 500\u2013514. Springer, Heidelberg (2003)"},{"key":"22_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1007\/3-540-45760-7_6","volume-title":"Topics in Cryptology - CT-RSA 2002","author":"J. Wolkerstorfer","year":"2002","unstructured":"Wolkerstorfer, J., Oswald, E., Lamberger, M.: An ASIC implementation of the AES S-Boxes. In: Preneel, B. (ed.) CT-RSA 2002. LNCS, vol.\u00a02271, pp. 67\u201378. Springer, Heidelberg (2002)"},{"key":"22_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1007\/978-3-540-24660-2_3","volume-title":"Topics in Cryptology \u2013 CT-RSA 2004","author":"S.-Y. Wu","year":"2004","unstructured":"Wu, S.-Y., Lu, S.-C., Laih, C.S.: Design of AES based on dual cipher and composite field. In: Okamoto, T. (ed.) CT-RSA 2004. LNCS, vol.\u00a02964, pp. 25\u201338. Springer, Heidelberg (2004)"}],"container-title":["Lecture Notes in Computer Science","Topics in Cryptology \u2013 CT-RSA 2005"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30574-3_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T15:36:14Z","timestamp":1558280174000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30574-3_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540243991","9783540305743"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30574-3_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}