{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:04:26Z","timestamp":1725566666756},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540252733"},{"type":"electronic","value":"9783540319672"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-31967-2_14","type":"book-chapter","created":{"date-parts":[[2010,9,24]],"date-time":"2010-09-24T14:55:47Z","timestamp":1285340147000},"page":"193-206","source":"Crossref","is-referenced-by-count":1,"title":["Design Space Navigation for Neighboring Power-Performance Efficient Microprocessor Configurations"],"prefix":"10.1007","author":[{"given":"Pedro","family":"Trancoso","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MC.2003.1250880","volume":"36","author":"C. Lefurgy","year":"2003","unstructured":"Lefurgy, C., Rajamani, K., Rawson, F., Felter, W., Kristler, M., Keller, T.: Energy Management for Commercial Servers. IEEE Computer\u00a036, 39\u201348 (2003)","journal-title":"IEEE Computer"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Brooks, D., Bose, P., Schuster, S., Jacobson, H., Kudva, P., Buyuktosunoglu, A., Wellman, J.D., Zyuban, V., Gupta, M., Cook, P.: Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors. In: IEEE Micro., pp. 26\u201344 (2000)","DOI":"10.1109\/40.888701"},{"key":"14_CR3","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1145\/371636.371752","volume-title":"Proceedings of the ninth international symposium on Hardware\/software codesign","author":"W. Fornaciari","year":"2001","unstructured":"Fornaciari, W., Sciuto, D., Silvano, C., Zaccaria, V.: A Design Framework to Efficiently Explore Energy-Delay Tradeoffs. In: Proceedings of the ninth international symposium on Hardware\/software codesign, pp. 260\u2013265. ACM Press, New York (2001)"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Palesi, M., Givargis, T.: Multi-Objective Design Space Exploration Using Generic Algorithms. In: Proceedings of the CODES, pp. 67\u201372 (2002)","DOI":"10.1145\/774801.774804"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Palermo, G., Silvano, C., Valsecchi, S., Zaccaria, V.: A System-Level Methodology for Fast Multi-Objective Design Space Exploration. In: Proceedings of the GLSVLSI, pp. 92\u201395 (2003)","DOI":"10.1145\/764808.764833"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Agosta, G., Palermo, G., Silvano, C.: Multi-Objective Co-Exploration of Source Code Transformations and Design Space Architectures for Low-Power Embedded Systems. In: Proceedings of the SAC, pp. 891\u2013896 (2004)","DOI":"10.1145\/967900.968080"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Kin, J., Lee, C., Mangione-Smith, W.H., Potkonjak, M.: Power Efficient Mediaprocessors: Design Space Exploration. In: Proceedings of the DAC, pp. 321\u2013326 (1999)","DOI":"10.1145\/309847.309943"},{"key":"14_CR8","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1145\/280756.295115","volume-title":"Proceedings of the 1998 ISLPED","author":"R. Bahar","year":"1998","unstructured":"Bahar, R., Albera, G., Manne, S.: Power and Performance Tradeoffs Using Various Caching Strategies. In: Proceedings of the 1998 ISLPED, pp. 64\u201369. ACM Press, New York (1998)"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a Framework for Architecturallevel Power Analysis and Optimizations. In: Proceedings of the 27th ISCA, pp. 83\u201394 (2000)","DOI":"10.1145\/339647.339657"},{"key":"14_CR10","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/92.831433","volume":"8","author":"T. Conte","year":"2000","unstructured":"Conte, T., Menezes, K., Sathaye, S., Toburen, M.: System-Level Power Consumption Modeling and Trade-off Analysis Techniques for Superscalar Processor Design. IEEE Transactions on VLSI Systems\u00a08, 129\u2013137 (2000)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Folegnani, D., Gonz\u00e1lez, A.: Energy-Effective Issue Logic. In: Proceedings of the 28th ISCA, pp. 230\u2013239 (2001)","DOI":"10.1145\/379240.379266"},{"key":"14_CR12","doi-asserted-by":"publisher","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R. Gonzalez","year":"1996","unstructured":"Gonzalez, R., Horowitz, M.: Energy Dissipation in General Purpose Microprocessors. IEEE Journal of Solid-State Circuits\u00a031, 1277\u20131284 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Hicks, P., Walnock, M., Owens, R.M.: Analysis of Power Consumption in Memory Hierarchies. In: Proceedings of the ISLPED, pp. 239\u2013242 (1997)","DOI":"10.1145\/263272.263342"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Huang, M., Renau, J., Yoo, S.M., Torrellas, J.: L1 Data Cache Decomposition for Energy Efficiency. In: Proceedings of the ISLPED, pp. 10\u201315 (2001)","DOI":"10.1145\/383082.383086"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Miyoshi, A., Lefurgy, C., Hensbergen, E.V., Rajamony, R., Rajkumar, R.: Critical Power Slope: Understanding the Runtime Effects of Frequency Scaling. In: Proceedings of the Int\u2019l Conf. on Supercomputing, pp. 35\u201344 (2002)","DOI":"10.1145\/514191.514200"},{"key":"14_CR16","first-page":"63","volume-title":"Proceedings of the 1995 ISLPD","author":"C.L. Su","year":"1995","unstructured":"Su, C.L., Despain, A.: Cache Design Trade-offs for Power and Performance Optimization: a Case Study. In: Proceedings of the 1995 ISLPD, pp. 63\u201368. ACM Press, New York (1995)"},{"key":"14_CR17","unstructured":"Zhou, H., Toburen, M., Rotenberg, E., Conte, T.M.: Adaptive Mode Control: A Static-Power Efficient Cache Design. In: Proceedings of the IEEE PACT, pp. 61\u201372 (2001)"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Hughes, C., Srinivasan, J., Adve, S.: Saving Energy with Architectural and Frequency Adaptations for Multimedia Applications. In: Proceedings of the 34th Annual Int\u2019l Symp. on Microarchitecture (MICRO-34), pp. 250\u2013261 (2001)","DOI":"10.1109\/MICRO.2001.991123"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Unsal, O., Ashok, R., Koren, I., Krishna, C., Moritz, C.: Cool-Cache for Hot Multimedia. In: Proceedings of the 34th Annual Int\u2019l Symp. on Microarchitecture ( MICRO-34), pp. 274\u2013283 (2001)","DOI":"10.1109\/MICRO.2001.991125"},{"key":"14_CR20","unstructured":"An, N., Sivasubramaniam, A., Vijaykrishnan, N., Kandemir, M.T., Irwin, M.J., Gurumurthi, S.: Analyzing Energy Behavior of Spatial Access Methods for Memory- Resident Data. The VLDB Journal, 411\u2013420 (2001)"},{"key":"14_CR21","doi-asserted-by":"crossref","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 59\u201367 (2002)","DOI":"10.1109\/2.982917"},{"key":"14_CR22","unstructured":"Shivakumar, P., Jouppi, N.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical report, Compaq Western Research Laboratory (2001)"},{"key":"14_CR23","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems. In: International Symposium on Microarchitecture, pp. 330\u2013335 (1997)"},{"key":"14_CR24","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/2.869367","volume":"33","author":"J.L. Henning","year":"2000","unstructured":"Henning, J.L.: SPEC CPU2000: Measuring CPU Performance in the New Millennium. IEEE Computer\u00a033, 28\u201335 (2000)","journal-title":"IEEE Computer"},{"key":"14_CR25","unstructured":"Transaction Processing Performance Council: TPC BenchmarkTM H (Decision Support), Standard Specification (1999)"},{"key":"14_CR26","doi-asserted-by":"crossref","unstructured":"Barroso, L., Gharachorloo, K., Bugnion, E.: Memory System Characterization of Commercial Workloads. In: Proceedings of the 25th ISCA, pp. 3\u201314 (1998)","DOI":"10.1109\/ISCA.1998.694758"},{"key":"14_CR27","doi-asserted-by":"crossref","unstructured":"Team, T.T.: In-Memory Data Management for Consumer Transactions: The TimesTen Approach. In: Proceedings of the ACM SIGMOD Conference, pp. 528\u2013529 (1999)","DOI":"10.1145\/304181.304244"}],"container-title":["Lecture Notes in Computer Science","Systems Aspects in Organic and Pervasive Computing - ARCS 2005"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-31967-2_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T23:32:22Z","timestamp":1605742342000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-31967-2_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540252733","9783540319672"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-31967-2_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}