{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T21:10:28Z","timestamp":1740258628284,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540253334"},{"type":"electronic","value":"9783540319801"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-31980-1_27","type":"book-chapter","created":{"date-parts":[[2010,7,11]],"date-time":"2010-07-11T22:44:59Z","timestamp":1278888299000},"page":"413-428","source":"Crossref","is-referenced-by-count":1,"title":["On Some Transformation Invariants Under Retiming and Resynthesis"],"prefix":"10.1007","author":[{"given":"Jie-Hong R.","family":"Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"27_CR1","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/43.62792","volume":"10","author":"G. Micheli De","year":"1991","unstructured":"De Micheli, G.: Synchronous logic synthesis: algorithms for cycle-time minimization. IEEE Trans. on Computer-Aided Design\u00a010, 63\u201373 (1991)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"27_CR2","doi-asserted-by":"publisher","first-page":"528","DOI":"10.1109\/43.631217","volume":"16","author":"A. El-Maleh","year":"1997","unstructured":"El-Maleh, A., Marchok, T.E., Rajski, J., Maly, W.: Behavior and testability preservation under the retiming transformation. IEEE Trans. on Computer-Aided Design\u00a016, 528\u2013543 (1997)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"27_CR3","doi-asserted-by":"publisher","first-page":"348","DOI":"10.1109\/43.489105","volume":"15","author":"G. Even","year":"1996","unstructured":"Even, G., Spillinger, I.Y., Stok, L.: Retiming revisited and reversed. IEEE Trans. on Computer-Aided Design\u00a015, 348\u2013357 (1996)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"27_CR4","doi-asserted-by":"publisher","first-page":"935","DOI":"10.1137\/0217058","volume":"17","author":"N. Immerman","year":"1988","unstructured":"Immerman, N.: Nondeterministic space is closed under complementation. SIAM Journal on Computing\u00a017, 935\u2013938 (1988)","journal-title":"SIAM Journal on Computing"},{"key":"27_CR5","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1016\/S0022-0000(75)80050-X","volume":"11","author":"N. Jones","year":"1975","unstructured":"Jones, N.: Space-bounded reducibility among combinatorial problems. Journal of Computer and System Sciences\u00a011, 68\u201385 (1975)","journal-title":"Journal of Computer and System Sciences"},{"key":"27_CR6","volume-title":"Switching and Finite Automata Theory","author":"Z. Kohavi","year":"1978","unstructured":"Kohavi, Z.: Switching and Finite Automata Theory. McGraw-Hill, New York (1978)"},{"issue":"1","key":"27_CR7","first-page":"41","volume":"1","author":"C.E. Leiserson","year":"1983","unstructured":"Leiserson, C.E., Saxe, J.B.: Optimizing synchronous systems. Journal of VLSI and Computer Systems\u00a01(1), 41\u201367 (1983) (Spring)","journal-title":"Journal of VLSI and Computer Systems"},{"key":"27_CR8","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C.E. Leiserson","year":"1991","unstructured":"Leiserson, C.E., Saxe, J.B.: Retiming synchronous circuitry. Algorithmica\u00a06, 5\u201335 (1991)","journal-title":"Algorithmica"},{"key":"27_CR9","unstructured":"Malik, S.: Combinational Logic Optimization Techniques in Sequential Logic Synthesis. PhD thesis, University of California, Berkeley (1990)"},{"key":"27_CR10","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/43.62793","volume":"10","author":"S. Malik","year":"1991","unstructured":"Malik, S., Sentovich, E.M., Brayton, R.K., Sangiovanni-Vincentelli, A.: Retiming and resynthesis: optimization of sequential networks with combinational techniques. IEEE Trans. Computer-Aided Design\u00a010, 74\u201384 (1991)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"Mneimneh, M.N., Sakallah, K.A., Moondanos, J.: Preserving synchronizing sequences of sequential circuits after retiming. In: Proc. ASP-DAC (January 2004)","DOI":"10.1109\/ASPDAC.2004.1337658"},{"key":"27_CR12","volume-title":"Computational Complexity","author":"C.H. Papadimitriou","year":"1994","unstructured":"Papadimitriou, C.H.: Computational Complexity. Addison-Wesley, Reading (1994)"},{"key":"27_CR13","doi-asserted-by":"publisher","first-page":"1469","DOI":"10.1109\/43.180261","volume":"11","author":"C. Pixley","year":"1992","unstructured":"Pixley, C.: A theory and implementation of sequential hardware equivalence. IEEE Trans. Computer-Aided Design\u00a011, 1469\u20131478 (1992)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"27_CR14","unstructured":"Ranjan, R.K.: Design and Implementation Verification of Finite State Systems. Ph.D. thesis, University of California at Berkeley (1997)"},{"key":"27_CR15","doi-asserted-by":"crossref","unstructured":"Ranjan, R.K., Singhal, V., Somenzi, F., Brayton, R.K.: On the optimization power of retiming and resynthesis transformations. In: Proc. Int\u2019l Conf. on Computer-Aided Design, pp. 402\u2013407 (November 1998)","DOI":"10.1145\/288548.289061"},{"key":"27_CR16","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1016\/S0022-0000(70)80006-X","volume":"4","author":"W. Savitch","year":"1970","unstructured":"Savitch, W.: Relationships between nondeterministic and deterministic tape complexities. Journal of Computer and System Sciences\u00a04, 177\u2013192 (1970)","journal-title":"Journal of Computer and System Sciences"},{"key":"27_CR17","doi-asserted-by":"crossref","unstructured":"Singhal, V., Malik, S., Brayton, R.K.: The case for retiming with explicit reset circuitry. In: Proc. Int\u2019l Conf. on Computer-Aided Design, pp. 618\u2013625 (1996)","DOI":"10.1109\/ICCAD.1996.571329"},{"key":"27_CR18","doi-asserted-by":"crossref","unstructured":"Singhal, V., Pixley, C., Rudell, R.L., Brayton, R.K.: The validity of retiming sequential circuits. In: Proc. Design Automation Conference, pp. 316\u2013321 (1995)","DOI":"10.1145\/217474.217548"},{"key":"27_CR19","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1109\/43.184852","volume":"12","author":"H.J. Touati","year":"1993","unstructured":"Touati, H.J., Brayton, R.K.: Computing the initial states of retimed circuits. IEEE Trans. on Computer-Aided Design\u00a012, 157\u2013162 (1993)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"27_CR20","unstructured":"Zhou, H., Singhal, V., Aziz, A.: How powerful is retiming? In: Proc. IWLS (1998)"}],"container-title":["Lecture Notes in Computer Science","Tools and Algorithms for the Construction and Analysis of Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-31980-1_27.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T20:31:21Z","timestamp":1740256281000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-31980-1_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540253334","9783540319801"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-31980-1_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}