{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:16:45Z","timestamp":1725574605677},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540253884"},{"type":"electronic","value":"9783540319825"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-31982-5_22","type":"book-chapter","created":{"date-parts":[[2011,1,14]],"date-time":"2011-01-14T02:29:02Z","timestamp":1294972142000},"page":"348-363","source":"Crossref","is-referenced-by-count":3,"title":["Component Refinement and CSC Solving for STG Decomposition"],"prefix":"10.1007","author":[{"given":"Mark","family":"Schaefer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Walter","family":"Vogler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"22_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"360","DOI":"10.1007\/3-540-36126-X_22","volume-title":"Formal Methods in Computer-Aided Design","author":"J. Carmona","year":"2002","unstructured":"Carmona, J., Cortadella, J.: Input\/output compatibility of reactive systems. In: Aagaard, M.D., O\u2019Leary, J.W. (eds.) FMCAD 2002. LNCS, vol.\u00a02517, pp. 360\u2013377. Springer, Heidelberg (2002)"},{"doi-asserted-by":"crossref","unstructured":"Carmona, J., Cortadella, J.: ILP models for the synthesis of asynchronous control circuits. In: Proc. of the IEEE\/ACM International Conference on Computer Aided Design, pp. 818\u2013825 (2003)","key":"22_CR2","DOI":"10.1109\/ICCAD.2003.159771"},{"unstructured":"Carmona, J.: Structural Methods for the Synthesis of Well-Formed Concurrent Specifications. PhD thesis, Universitat Polit\u00e9cnica de Catalunya (2003)","key":"22_CR3"},{"unstructured":"Chu, T.-A.: Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications. PhD thesis, MIT (1987)","key":"22_CR4"},{"unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Trans. Information and Systems E80-D(3), 315\u2013325 (1997)","key":"22_CR5"},{"key":"22_CR6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55989-1","volume-title":"Logic Synthesis of Asynchronous Controllers and Interfaces","author":"J. Cortadella","year":"2002","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Logic Synthesis of Asynchronous Controllers and Interfaces. Springer, Heidelberg (2002)"},{"key":"22_CR7","volume-title":"Trace Theory for Automatic Hierarchical Verification of Speed-Independent circuits","author":"D. Dill","year":"1988","unstructured":"Dill, D.: Trace Theory for Automatic Hierarchical Verification of Speed-Independent circuits. MIT Press, Cambridge (1988)"},{"key":"22_CR8","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1016\/0167-6423(92)90017-6","volume":"18","author":"J. Ebergen","year":"1992","unstructured":"Ebergen, J.: Arbiters: an exercise in specifying and decomposing asynchronously communicating components. Sci. of Computer Programming\u00a018, 223\u2013245 (1992)","journal-title":"Sci. of Computer Programming"},{"unstructured":"Garc\u00eda-Vall\u00e9s, F., Colom, J.M.: Structural analysis of signal transition graphs. In: Petri Nets in System Engineering (1997)","key":"22_CR9"},{"unstructured":"Kondratyev, A., Kishinevsky, M., Taubin, A.: Synthesis method in self-timed design. Decompositional approach. In: IEEE Int. Conf. VLSI and CAD, pp. 324\u2013327 (1993)","key":"22_CR10"},{"unstructured":"Vogler, W., Kangsah, B.: Improved decomposition of signal transition graphs. Technical Report 2004-8, University of Augsburg (2004), \n                    \n                      http:\/\/www.Informatik.Uni-Augsburg.DE\/skripts\/techreports\/","key":"22_CR11"},{"key":"22_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1007\/3-540-36190-1_5","volume-title":"Concurrency and Hardware Design","author":"W. Vogler","year":"2002","unstructured":"Vogler, W., Wollowski, R.: Decomposition in asynchronous circuit design. In: Cortadella, J., Yakovlev, A., Rozenberg, G., et al. (eds.) Concurrency and Hardware Design. LNCS, vol.\u00a02549, pp. 152\u2013190. Springer, Heidelberg (2002)"},{"key":"22_CR13","first-page":"135","volume-title":"ASYNC 2004","author":"T. Yoneda","year":"2004","unstructured":"Yoneda, T., Onda, H., Myers, C.: Synthesis of speed independent circuits based on decomposition. In: ASYNC 2004, pp. 135\u2013145. IEEE, Los Alamitos (2004)"}],"container-title":["Lecture Notes in Computer Science","Foundations of Software Science and Computational Structures"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-31982-5_22.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,2]],"date-time":"2021-05-02T23:44:42Z","timestamp":1619999082000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-31982-5_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540253884","9783540319825"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-31982-5_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}