{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:37:56Z","timestamp":1758893876284},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540254119"},{"type":"electronic","value":"9783540319856"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-31985-6_6","type":"book-chapter","created":{"date-parts":[[2010,7,11]],"date-time":"2010-07-11T14:53:19Z","timestamp":1278859999000},"page":"76-90","source":"Crossref","is-referenced-by-count":20,"title":["Task Partitioning for Multi-core Network Processors"],"prefix":"10.1007","author":[{"given":"Robert","family":"Ennals","sequence":"first","affiliation":[]},{"given":"Richard","family":"Sharp","sequence":"additional","affiliation":[]},{"given":"Alan","family":"Mycroft","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2\u20133","key":"6_CR1","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1147\/rd.472.0177","volume":"47","author":"J.R. Allen","year":"2003","unstructured":"Allen, J.R., Bass, B.M., Basso, C., Boivie, R.H., Calvignac, J.L., Davis, G.T., Frelechoux, L., Heddes, M., Herkesdorf, A., Kind, A., Logan, J.F., Peyravian, M., Sabhikhi, M.A.R.R.K., Siegel, M.S., Waldvogel, M.: PowerNP network processor: Hardware, software and applications. IBM Journal of research and development\u00a047(2\u20133), 177\u2013194 (2003)","journal-title":"IBM Journal of research and development"},{"key":"6_CR2","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1109\/HSC.1994.336704","volume-title":"Proceedings of the 3rd international workshop on Hardware\/software co-design","author":"E. Barros","year":"1994","unstructured":"Barros, E., Sampaio, A.: Towards provably correct hardware\/software partitioning using occam. In: Proceedings of the 3rd international workshop on Hardware\/software co-design, pp. 210\u2013217. IEEE Computer Society Press, Los Alamitos (1994)"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Burstall, R.M., Darlington, J.: A transformation system for developing recursive programs. In: JACM, vol.\u00a024(1) (1977)","DOI":"10.1145\/321992.321996"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Ennals, R., Sharp, R., Mycroft, A.: Linear types for packet processing. In: Proceedings of the European Symposium on Programming, ESOP (2004)","DOI":"10.1007\/978-3-540-24725-8_15"},{"issue":"1","key":"6_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/357153.357154","volume":"4","author":"M. Feather","year":"1982","unstructured":"Feather, M.: A system for assisting program transformation. ACM Transactions on Programming Languages and Systems\u00a04(1), 1\u201320 (1982)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"6_CR6","unstructured":"Freescale. C-5 Network Processor Architecture Guide (2001)"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"George, L., Blume, M.: Taming the IXP network processor. In: Proceedings of the ACM SIGPLAN 2003 conference on Programming Language Design and Implementation, pp. 26\u201337 (2003)","DOI":"10.1145\/781131.781135"},{"key":"6_CR8","doi-asserted-by":"publisher","first-page":"764","DOI":"10.1145\/127601.127766","volume-title":"Proceedings of the 28th conference on ACM\/IEEE design automation","author":"C.-T. Hwang","year":"1991","unstructured":"Hwang, C.-T., Hsu, Y.-C., Lin, Y.-L.: Scheduling for functional pipelining and loop winding. In: Proceedings of the 28th conference on ACM\/IEEE design automation, pp. 764\u2013769. ACM Press, New York (1991)"},{"key":"6_CR9","unstructured":"Ikinci, M.: Multilevel heuristics for task assignment in distributed systems. Master\u2019s thesis, Bilkent University, Turkey (1998)"},{"key":"6_CR10","unstructured":"Intel Corporation. Intel IXP2400 Network Processor: Flexible, high-performance solution for access and edge applications. Available from, http:\/\/www.intel.com\/design\/network\/papers\/ixp2400.htm"},{"key":"6_CR11","unstructured":"Intel Corporation. PacLang, http:\/\/sourceforge.net\/projects\/paclang\/"},{"key":"6_CR12","unstructured":"Intel Corporation. Microengine C Language Support Reference Manual (2003)"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Lam, M.: Software pipelining: An effective scheduling technique for VLIW machines. In: Proceedings of the ACM SIGPLAN conference on Programming Language Design and Implementation, pp. 318\u2013328 (1988)","DOI":"10.1145\/53990.54022"},{"key":"6_CR14","unstructured":"Lam, M.: Compiler optimizations for asynchronous systolic array programs. In: Proceedings of the ACM SIGPLAN-SIGACT symposium on Principles of Programming Languages (1998)"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Lo, V.M.: Heuristic algorithms for task assignment in distributed systems. IEEE Transactions on Computers, 1384\u20131397 (1988)","DOI":"10.1109\/12.8704"},{"key":"6_CR16","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1145\/500001.500053","volume-title":"Proceedings of the 14th international symposium on Systems Synthesis","author":"M.-C.V. Marinescu","year":"2001","unstructured":"Marinescu, M.-C.V., Rinard, M.: High-level automatic pipelining for sequential circuits. In: Proceedings of the 14th international symposium on Systems Synthesis, pp. 215\u2013220. ACM Press, New York (2001)"},{"key":"6_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/3-540-45022-X_5","volume-title":"Automata, Languages and Programming","author":"A. Mycroft","year":"2000","unstructured":"Mycroft, A., Sharp, R.: A statically allocated parallel functional language. In: Welzl, E., Montanari, U., Rolim, J.D.P. (eds.) ICALP 2000. LNCS, vol.\u00a01853, p. 37. Springer, Heidelberg (2000)"},{"key":"6_CR18","unstructured":"Network Working Group. RFC1812: Requirements for IP version 4 routers"},{"key":"6_CR19","unstructured":"Papaefthymiou, M.C.: On retiming synchronous circuitry and mixed integer optimization. Master\u2019s thesis, Massachusetts Institute of Technology (1990)"},{"key":"6_CR20","unstructured":"Radisys. ENP-2611 network processor board, http:\/\/www.radisys.com"},{"key":"6_CR21","unstructured":"Teja. Teja NP: The first software platform for multiprocessor system-on-chip architectures, http:\/\/www.teja.com"},{"key":"6_CR22","series-title":"Foundations of computing","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3054.001.0001","volume-title":"The formal semantics of programming languages: an introduction","author":"G. Winskel","year":"1993","unstructured":"Winskel, G.: The formal semantics of programming languages: an introduction. Foundations of computing. MIT Press, Cambridge (1993)"},{"key":"6_CR23","unstructured":"Yavatkar, R., Vin, H.: IEEE Network Magazine. Special issue on Network Processors: Architecture, Tools, and Applications\u00a017(4) (July 2003)"}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-31985-6_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T23:33:12Z","timestamp":1605742392000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-31985-6_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540254119","9783540319856"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-31985-6_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}