{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T23:55:11Z","timestamp":1743119711549,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540254362"},{"type":"electronic","value":"9783540319894"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-31989-4_15","type":"book-chapter","created":{"date-parts":[[2010,7,12]],"date-time":"2010-07-12T13:04:43Z","timestamp":1278939883000},"page":"167-177","source":"Crossref","is-referenced-by-count":4,"title":["Multi-logic-Unit Processor: A Combinational Logic Circuit Evaluation Engine for Genetic Parallel Programming"],"prefix":"10.1007","author":[{"given":"Wai Shing","family":"Lau","sequence":"first","affiliation":[]},{"given":"Gang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Kin Hong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kwong Sak","family":"Leung","sequence":"additional","affiliation":[]},{"given":"Sin Man","family":"Cheang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3","key":"15_CR1","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/5254.846288","volume":"17","author":"W. Banzhaf","year":"2000","unstructured":"Banzhaf, W., Koza, J.R., Ryan, C., Spector, L., Jocob, C.: Genetic Programming. IEEE Intelligent Systems Journal\u00a017(3), 74\u201384 (2000)","journal-title":"IEEE Intelligent Systems Journal"},{"key":"15_CR2","volume-title":"Genetic Programming: On the Programming of Computers by Means of Natural Selection","author":"J.R. Koza","year":"1992","unstructured":"Koza, J.R.: Genetic Programming: On the Programming of Computers by Means of Natural Selection. MIT Press, Cambridge (1992)"},{"key":"15_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/BFb0055923","volume-title":"Generic Programming: An Introduction on the Automatic Evolution of Computer Programs and its Applications","author":"W. Banzhaf","year":"1998","unstructured":"Banzhaf, W., Nordin, P., Keller, R.E., Francone, F.D.: Generic Programming: An Introduction on the Automatic Evolution of Computer Programs and its Applications. Morgan Kaufmann, San Francisco (1998)"},{"key":"15_CR4","unstructured":"Leung, K.S., Lee, K.H., Cheang, S.M.: Evolving Parallel Machine Programs for a Multi-ALU Processor. In: Proceedings of IEEE Congress on Evolutionary Computation \u2013 CEC 2002, pp. 1703\u20131708 (2002)"},{"key":"15_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/978-3-540-24650-3_3","volume-title":"Genetic Programming","author":"S.M. Cheang","year":"2004","unstructured":"Cheang, S.M., Lee, K.-H., Leung, K.-S.: Designing Optimal Combinational Digital Circuits Using a Multiple Logic Unit Processor. In: Keijzer, M., O\u2019Reilly, U.-M., Lucas, S., Costa, E., Soule, T. (eds.) EuroGP 2004. LNCS, vol.\u00a03003, pp. 23\u201334. Springer, Heidelberg (2004)"},{"key":"15_CR6","unstructured":"VirtexTM E Platform FPGAs: Introduction and Overview. Xilinx, Inc. (2002)"},{"issue":"1","key":"15_CR7","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1109\/5326.740672","volume":"29","author":"X. Yao","year":"1999","unstructured":"Yao, X., Higuchi, T.: Promises and Challenges of Evolvable Hardware. IEEE Transactions on Systems, Man, and Cybernetics \u2013 Part C\u00a029(1), 87\u201397 (1999)","journal-title":"IEEE Transactions on Systems, Man, and Cybernetics \u2013 Part C"},{"key":"15_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1007\/978-3-540-46239-2_5","volume-title":"Genetic Programming","author":"T. Kalganova","year":"2000","unstructured":"Kalganova, T.: An Extrinsic Function-Level Evolvable Hardware Approach. In: Poli, R., Banzhaf, W., Langdon, W.B., Miller, J., Nordin, P., Fogarty, T.C. (eds.) EuroGP 2000. LNCS, vol.\u00a01802, pp. 60\u201375. Springer, Heidelberg (2000)"},{"issue":"1","key":"15_CR9","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/A:1010016313373","volume":"1","author":"J.F. Miller","year":"2000","unstructured":"Miller, J.F., Job, D., Vassilev, V.K.: Principles in the Evolutionary Design of Digital Circuits \u2013 Part I. Genetic Programming and Evolvable Machines\u00a01(1), 7\u201335 (2000)","journal-title":"Genetic Programming and Evolvable Machines"},{"key":"15_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1007\/3-540-36553-2_36","volume-title":"Evolvable Systems: From Biology to Hardware","author":"C.A. Coello","year":"2003","unstructured":"Coello, C.A., Luna, E.H., Aguirre, A.H.: Use of Particle Swarm Optimization to Design Combinational Logic Circuits. In: Tyrrell, A.M., Haddow, P.C., Torresen, J. (eds.) ICES 2003. LNCS, vol.\u00a02606, pp. 398\u2013409. Springer, Heidelberg (2003)"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Koza, J.R., Bennett III, F.H., Hutchings, J.L., Bade, S.L., Keane, M.A., Andre, D.: Rapidly Reconfigurable Field-Programmable Gate Arrays for Accelerating Fitness Evaluation in Genetic Programming. In: Proceedings of the 6th International Symposium on Field Programmable Gate Arrays \u2013 FPGA 1998, pp. 209\u2013219 (1998)","DOI":"10.1145\/275107.275141"},{"key":"15_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1007\/978-3-540-46239-2_4","volume-title":"Genetic Programming","author":"M.I. Heywood","year":"2000","unstructured":"Heywood, M.I., Zincir-Heywood, A.N.: Register Based Genetic Programming on FPGA Computing Platforms. In: Poli, R., Banzhaf, W., Langdon, W.B., Miller, J., Nordin, P., Fogarty, T.C. (eds.) EuroGP 2000. LNCS, vol.\u00a01802, pp. 44\u201359. Springer, Heidelberg (2000)"},{"issue":"1","key":"15_CR13","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1023\/A:1010018632078","volume":"2","author":"B. Shackleford","year":"2001","unstructured":"Shackleford, B., Snider, G., Carter, R.J., Okushi, E., Yasuda, M., Seo, K., Yasuura, H.: A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine. Genetic Programming and Evolvable Machine\u00a02(1), 33\u201360 (2001)","journal-title":"Genetic Programming and Evolvable Machine"},{"key":"15_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/3-540-45984-7_1","volume-title":"Genetic Programming","author":"P. Martin","year":"2002","unstructured":"Martin, P.: A Pipelined Hardware Implementation of Genetic Programming Using FPGAs and Handel-C. In: Foster, J.A., Lutton, E., Miller, J., Ryan, C., Tettamanzi, A.G.B. (eds.) EuroGP 2002. LNCS, vol.\u00a02278, pp. 1\u201312. Springer, Heidelberg (2002)"},{"key":"15_CR15","unstructured":"Cheang, S.M., Lee, K.H., Leung, K.S.: Evolving Data Classification Programs using Genetic Parallel Programs. In: Proceedings of IEEE Congress on Evolutionary Computation \u2013 CEC 2003, pp. 248\u2013255 (2003)"},{"key":"15_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1007\/3-540-36599-0_10","volume-title":"Genetic Programming","author":"K.S. Leung","year":"2003","unstructured":"Leung, K.S., Lee, K.H., Cheang, S.M.: Parallel Programs are More Evolvable than Sequential Programming. In: Ryan, C., Soule, T., Keijzer, M., Tsang, E.P.K., Poli, R., Costa, E. (eds.) EuroGP 2003. LNCS, vol.\u00a02610, pp. 107\u2013118. Springer, Heidelberg (2003)"},{"key":"15_CR17","unstructured":"Leong, P.H.W., Leong, M.P., Cheung, O.Y.H., Tung, T., Kwok, C.M., Wong, M.Y., Lee, K.H.: Pilchard \u2013 A reconfigurable computing platform with memory slot interface. In: Proc. of the 8th Annual IEEE Symposium on Field Programmable Custom Computing Machines (2001)"},{"key":"15_CR18","unstructured":"Tsoi, K.H.: Pilchard User Reference (v1.0). Department of Computer Science and Engineering, The Chinese University of Hong Kong (2004) [online], http:\/\/appsrv.cse.cuhk.edu.hk\/~ceg5010\/iftest\/doc\/ref.ps"},{"key":"15_CR19","volume-title":"VHDL for Programmable Logic","author":"K. Shahill","year":"1998","unstructured":"Shahill, K.: VHDL for Programmable Logic. Addison-Wesley, Reading (1998)"},{"key":"15_CR20","unstructured":"Virtex-II Pro ML310 Embedded Development Platform \u2013 User Manual. Xilinx, Inc. (2004)"}],"container-title":["Lecture Notes in Computer Science","Genetic Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-31989-4_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T21:10:27Z","timestamp":1740258627000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-540-31989-4_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540254362","9783540319894"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-31989-4_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}