{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:24:26Z","timestamp":1725575066767},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200543"},{"type":"electronic","value":"9783540394259"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39425-9_12","type":"book-chapter","created":{"date-parts":[[2011,1,15]],"date-time":"2011-01-15T10:06:54Z","timestamp":1295086014000},"page":"109-113","source":"Crossref","is-referenced-by-count":0,"title":["Overcoming Static Register Pressure for Software Pipelining in the Itanium Architecture"],"prefix":"10.1007","author":[{"given":"Haibo","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenlong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhizhong","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Dehnert, J.C., Hsu, P.Y., Bratt, J.P.: Overlapped Loop Support in the Cydra 5. In: Proceedings of ASPLOS 1989, pp. 26\u201338 (1989)","DOI":"10.1145\/70082.68185"},{"key":"12_CR2","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1145\/212094.212131","volume":"27","author":"V.H. Allan","year":"1995","unstructured":"Allan, V.H., Jones, R.B., Lee, R.M., Allan, S.J.: Software Pipelining. ACM Computing Surveys\u00a027, 367\u2013432 (1995)","journal-title":"ACM Computing Surveys"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Huff, R.A.: Lifetime-sensitive modulo scheduling. In: Proceedings of PLDI 1993, pp. 58\u2013267 (1993)","DOI":"10.1145\/155090.155115"},{"key":"12_CR4","unstructured":"Llosa, J.: Reducing the Impact of Register Pressure on Software Pipelining. PhD thesis. Universitat Polit\u00e8cnica de Catalunya (1996)"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Rau, B.R., Lee, M., Tirumalai, P., Schlansker, P.: Register allocation for software pipelined loops. In: Proceedings of PLDI 1992, pp. 283\u2013299 (1992)","DOI":"10.1145\/143095.143141"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39425-9_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,23]],"date-time":"2019-03-23T15:50:27Z","timestamp":1553356227000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39425-9_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200543","9783540394259"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39425-9_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}