{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:24:58Z","timestamp":1725575098450},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200543"},{"type":"electronic","value":"9783540394259"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39425-9_28","type":"book-chapter","created":{"date-parts":[[2011,1,15]],"date-time":"2011-01-15T10:06:54Z","timestamp":1295086014000},"page":"226-235","source":"Crossref","is-referenced-by-count":1,"title":["Optimization Parameter Selection by Means of Limited Execution and Genetic Algorithms"],"prefix":"10.1007","author":[{"given":"Yonggang","family":"Che","sequence":"first","affiliation":[]},{"given":"Zhenghua","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xiaomei","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Heydemann, K., et al.: Global Trade-off between Code Size and Performance for Loop Unrolling on VLIW Architectures (2001)","key":"28_CR1"},{"issue":"4","key":"28_CR2","doi-asserted-by":"publisher","first-page":"409","DOI":"10.1145\/567097.567101","volume":"24","author":"M. Jim\u00e9nez","year":"2002","unstructured":"Jim\u00e9nez, M., et al.: Register tiling in nonrectangular iteration spaces. ACM Transactions on Programming Languages and Systems (TOPLAS)\u00a024(4), 409\u2013453 (2002)","journal-title":"ACM Transactions on Programming Languages and Systems (TOPLAS)"},{"doi-asserted-by":"crossref","unstructured":"Lam, M.S., et al.: The Cache Performance and Optimizations of Blocked Algorithms. In: Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV), Santa Clara, pp. 63\u201374 (1991)","key":"28_CR3","DOI":"10.1145\/106972.106981"},{"doi-asserted-by":"crossref","unstructured":"Abella, J., et al.: Near-Optimal Loop Tiling by means of Cache Miss Equations and Genetic Algorithms. In: Workshop on Compile\/Runtime Techniques for Parallel Computing, Vancouver, BC, Canada (2002)","key":"28_CR4","DOI":"10.1109\/ICPPW.2002.1039779"},{"doi-asserted-by":"crossref","unstructured":"Hogstedt, K., Carter, L., Ferrante, J.: Selecting tile shape for minimal execution time. In: Symposium on Parallel Algorithms and Architectures, pp. 201\u2013211 (1999)","key":"28_CR5","DOI":"10.1145\/305619.305641"},{"doi-asserted-by":"crossref","unstructured":"Sarkar, V.: Optimized Unrolling of Nested Loops In: ICS 2000, Santa Fe, USA, pp. 153\u2013 166 (2000)","key":"28_CR6","DOI":"10.1145\/335231.335246"},{"unstructured":"Tseng, C.-W.: Software Support For Improving Locality in Advanced Scientific Codes. Technical Report CS-TR-4168, Dept. of Computer Science, University of Maryland (2000)","key":"28_CR7"},{"doi-asserted-by":"crossref","unstructured":"Parello, D.: On Increasing Architecture Awareness in Program Optimizations to Bridge the Gap between Peak and Sustained Processor Performance \u2013 C Matrix-Multiply Revisited, SC 2002 (2002)","key":"28_CR8","DOI":"10.1109\/SC.2002.10054"},{"unstructured":"Kisuki, T., et al.: Incorporating cache models in iterative compilation for combined tiling and unrolling, Technical Report 2000-10, LIACS, Leiden University (2000)","key":"28_CR9"},{"unstructured":"Fournier, N.G.: Enhancement of an Evolutionary Optimizing Compiler, Ph.D Thesis, Department of Computer Science, University of Manchester (1999)","key":"28_CR10"},{"doi-asserted-by":"crossref","unstructured":"Bambha, N.K., Bhattacharyya, S.S.: A Joint Power\/Performance Optimization Algorithm for Multiprocessor Systems using a Period Graph Construct. In: ISSS 2000, Madrid, Spain, pp. 91\u201399 (2000)","key":"28_CR11","DOI":"10.21236\/ADA456719"},{"doi-asserted-by":"crossref","unstructured":"Chen, Y., et al.: Automatic parallel I\/O performance optimization using Genetic Algorithms. In: Proceedings of the Seventh IEEE International Symposium on High Performance Distributed Computing, Chicago, Illinois, pp. 155\u2013162 (1998)","key":"28_CR12","DOI":"10.1109\/HPDC.1998.709968"},{"key":"28_CR13","volume-title":"Genetic Algorithm: Theories, Applications and Software Implementation","author":"X. Wang","year":"2002","unstructured":"Wang, X., Cao, L.: Genetic Algorithm: Theories, Applications and Software Implementation. Xi\u2019an Jiaotong University Press, Xi\u2019an (2002)"},{"issue":"1\u20132","key":"28_CR14","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1016\/S0167-8191(00)00087-9","volume":"27","author":"R.C. Whaley","year":"2001","unstructured":"Whaley, R.C., Petitet, A., Dongarra, J.J.: Automated Empirical Optimization of Software and the ATLAS Project. Parallel Computing\u00a027(1\u20132), 3\u201335 (2001)","journal-title":"Parallel Computing"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39425-9_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T18:10:39Z","timestamp":1559931039000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39425-9_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200543","9783540394259"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39425-9_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}