{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:14:08Z","timestamp":1742393648474},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540203599"},{"type":"electronic","value":"9783540397076"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39707-6_7","type":"book-chapter","created":{"date-parts":[[2010,6,29]],"date-time":"2010-06-29T19:34:42Z","timestamp":1277840082000},"page":"86-98","source":"Crossref","is-referenced-by-count":5,"title":["Tolerating Branch Predictor Latency on SMT"],"prefix":"10.1007","author":[{"given":"Ayose","family":"Falc\u00f3n","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliverio J.","family":"Santana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ram\u00edrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, V., Hrishikesh, M., Keckler, S., Burger, D.: Clock rate versus IPC: The end of the road for conventional microarchitectures. In: Procs. of the 27th Intl. Symp. on Computer Architecture (June 2000)","DOI":"10.1145\/339647.339691"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Ho, R., Mai, K., Horowitz, M.: The future of wires. In: Proceedings of the IEEE (April 2001)","DOI":"10.1109\/5.920580"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Hrishikesh, M., Burger, D., Keckler, S., Shivakumar, P., Jouppi, N., Farkas, K.: The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In: Procs. of the 29th Intl. Symp. on Computer Architecture (May 2002)","DOI":"10.1145\/545214.545218"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Jacobson, Q., Rottenberg, E., Smith, J.: Path-based next trace prediction. In: Procs. of the 30th Intl. Symp. on Microarchitecture (December 1997)","DOI":"10.1109\/MICRO.1997.645793"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Jim\u00e9nez, D., Keckler, S., Lin, C.: The impact of delay on the design of branch predictors. In: Procs. of the 33rd Intl. Symp. on Microarchitecture (December 2000)","DOI":"10.1145\/360128.360137"},{"key":"7_CR6","unstructured":"Jim\u00e9nez, D.: Reconsidering complex branch predictors. In: Procs. of the 9th Intl. Conf. on High Performance Computer Architecture (February 2003)"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Michaud, P., Seznec, A., Uhlig, R.: Trading conflict and capacity aliasing in conditional branch predictors. In: Procs. of the 24th Intl. Symp. on Computer Architecture (June 1997)","DOI":"10.1145\/264107.264211"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Ramirez, A., Santana, O.J., Larriba-Pey, J.L., Valero, M.: Fetching instructions streams. In: Procs. of the 35th Intl. Symp. on Microarchitecture (November 2002)","DOI":"10.1109\/MICRO.2002.1176264"},{"issue":"4","key":"7_CR9","doi-asserted-by":"publisher","first-page":"338","DOI":"10.1109\/12.919279","volume":"50","author":"G. Reinman","year":"2001","unstructured":"Reinman, G., Calder, B., Austin, T.: Optimizations enabled by a decoupled front-end architecture. IEEE Trans. on Computers\u00a050(4), 338\u2013355 (2001)","journal-title":"IEEE Trans. on Computers"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Seznec, A., Fraboulet, A.: Effective ahead pipelining of instruction block address generation. In: Procs. of the 30th Intl. Symp. on Computer Architecture (June 2003)","DOI":"10.1145\/859618.859646"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Calder, B.: Basic block distribution analysis to find periodic behavior and simulation points in applications. In: Procs. of the Intl. Conf. on Parallel Architectures and Compilation Techniques (September 2001)","DOI":"10.1109\/PACT.2001.953283"},{"key":"7_CR12","unstructured":"Shivakumar, P., Jouppi, N.: CACTI 3.0, an integrated cache timing, power and area model. TR 2001\/2, Compaq WRL (August 2001)"},{"key":"7_CR13","unstructured":"Tullsen, D.: Simulation and modeling of a simultaneous multithreading processor. In: 22nd Computer Measurement Group Conference (December 1996)"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Emer, J., Levy, H., Lo, J., Stamm, R.: Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In: Procs. of the 23rd Intl. Symp. on Computer Architecture (May 1996)","DOI":"10.1145\/232973.232993"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous multithreading: Maximizing onchip parallelism. In: Procs. of the 22nd Intl. Symp. on Computer Architecture (June 1995)","DOI":"10.1145\/223982.224449"},{"key":"7_CR16","unstructured":"Yamamoto, W., Nemirovsky, M.: Increasing superscalar performance through multistreaming. In: Procs. of the Intl. Conf. on Parallel Architectures and Compilation Techniques (June 1995)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39707-6_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T15:00:52Z","timestamp":1559228452000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39707-6_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540203599","9783540397076"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39707-6_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}