{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,5]],"date-time":"2026-01-05T21:48:09Z","timestamp":1767649689799},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540203636"},{"type":"electronic","value":"9783540397243"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39724-3_26","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T02:15:55Z","timestamp":1294452955000},"page":"283-288","source":"Crossref","is-referenced-by-count":2,"title":["Design and Verification of CoreConnectTM IP Using Esterel"],"prefix":"10.1007","author":[{"given":"Satnam","family":"Singh","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"26_CR1","series-title":"Lecture Notes in Computer Science","volume-title":"Computer Aided Verification","author":"I. Beer","year":"1997","unstructured":"Beer, I., Ben-David, S., Eisner, C., Geist, D., Gluhovasky, L., Heyman, T., Landver, A., Paanah, P., Rodeh, Y., Ronin, G., Wolfsthal, Y.: Rulebase: Model Checking at IBM. In: Grumberg, O. (ed.) CAV 1997. LNCS, vol.\u00a01254, Springer, Heidelberg (1997)"},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"Beer, I., Ben-David, S., Eisner, C., Landver, A.: Rulebase: An Industry-Oriented Formal Verification Tool. In: The 33rd Design Automation Conference (1996)","DOI":"10.1145\/240518.240642"},{"key":"26_CR3","volume-title":"Proof, Language and Interaction","author":"G. Berry","year":"1998","unstructured":"Berry, G.: The Foundations of Esterel. In: Milner, R., Plotkin, G., Stirling, C., Tofte, M. (eds.) Proof, Language and Interaction, MIT Press, Cambridge (1998)"},{"key":"26_CR4","unstructured":"Castelluccia, C., Dabbous, W.: Modular Communication Subsystem Implementation using a Synchronous Approach. In: Proceedings of the Usenix Symposium on High-Speed Networking, Oakland, California, U.S.A. (August 1994)"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Castelluccia, C., Dabbous, W., O\u2019Malley, S.: Generating Efficient Protocol Code from an Abstract Specification. In: ACM SIGCOMM, Stanford (1996)","DOI":"10.1109\/90.649465"},{"key":"26_CR6","unstructured":"IBM, The CoreConnectTM Bus Architecture (1999), http:\/\/www.chips.ibm.com\/product\/coreconnect\/docscrcon_wp.pdf"},{"key":"26_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1007\/3-540-44798-9_10","volume-title":"Correct Hardware Design and Verification Methods","author":"G. Berry","year":"2001","unstructured":"Berry, G., Sentovich, E.: Multiclock Esterel. In: Margaria, T., Melham, T.F. (eds.) CHARME 2001. LNCS, vol.\u00a02144, p. 110. Springer, Heidelberg (2001)"},{"key":"26_CR8","doi-asserted-by":"crossref","unstructured":"Goel, A., Lee, W.R.: Formal Verification of an IBM CoreConnect ProcessorTM. Local Bus Arbiter Core. In: Design Automation Conference (2000)","DOI":"10.1145\/337292.337384"}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39724-3_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,17]],"date-time":"2021-11-17T03:02:53Z","timestamp":1637118173000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39724-3_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540203636","9783540397243"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39724-3_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}