{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:14:40Z","timestamp":1725560080820},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_13","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"111-120","source":"Crossref","is-referenced-by-count":2,"title":["Estimation of Crosstalk Noise for On-Chip Buses"],"prefix":"10.1007","author":[{"given":"Sampo","family":"Tuuna","sequence":"first","affiliation":[]},{"given":"Jouni","family":"Isoaho","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Devgan, A.: Efficient Coupled Noise Estimation for On-Chip Interconnects. In: IEEE\/ACM International Conference on Computer-Aided Design (1997)","DOI":"10.1109\/ICCAD.1997.643399"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Servel, G., Deschacht, D.: On-Chip Crosstalk Evaluation Between Adjacent Interconnections. In: IEEE International Conference on Electronics, Circuits and Systems (2000)","DOI":"10.1109\/ICECS.2000.913004"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Kahng, A.B., Muddu, S., Pol, N., Vidhani, D.: Noise Model for Multiple Segmented Coupled RC Interconnects. In: International Symposium on Quality in Electronic Design (2001)","DOI":"10.1109\/ISQED.2001.915219"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Kawaguchi, H., Sakurai, T.: Delay and Noise Formulas for Capacitively Coupled Distributed RC Lines. In: Proceedings of Asia and South Pacific Design Automation Conference (1998)","DOI":"10.1109\/ASPDAC.1998.669394"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Dhaou, I.B., Parhi, K., Tenhunen, H.: Energy Efficient Signaling in Deep Submicron CMOS Technology. Special Issue on Timing Analysis and Optimization for Deep Sub-Micron ICs, VLSI Design Journal (2002)","DOI":"10.1080\/1065514021000012192"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Chen, J., He, L.: A Decoupling Method for Analysis of Coupled RLC Interconnects. In: IEEE\/ACM International Great Lakes Symposium on VLSI (2002)","DOI":"10.1145\/505306.505316"},{"key":"13_CR7","unstructured":"Choi, S.H., Paul, B.C., Roy, K.: Dynamic Noise Analysis with Capacitive and Inductive Coupling. In: IEEE International Conference on VLSI Design (2002)"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Becer, M., Hajj, I.N.: An Analytical Model for Delay and Crosstalk Estimation in Interconnects under General Switching Conditions. In: IEEE International Conference on Electronics, Circuits and Systems (2000)","DOI":"10.1109\/ICECS.2000.913005"},{"key":"13_CR9","volume-title":"Analysis of Multiconductor Transmission Lines","author":"C. Paul","year":"1994","unstructured":"Paul, C.: Analysis of Multiconductor Transmission Lines. John Wiley & Sons, Chichester (1994)"},{"key":"13_CR10","volume-title":"Digital Transmission Lines, Computer Modelling and Analysis","author":"K.D. Granzow","year":"1998","unstructured":"Granzow, K.D.: Digital Transmission Lines, Computer Modelling and Analysis. Oxford University Press, Oxford (1998)"},{"key":"13_CR11","volume-title":"Circuits, Signals and Systems","author":"W.M. Siebert","year":"1986","unstructured":"Siebert, W.M.: Circuits, Signals and Systems. MIT Press, Cambridge (1986)"},{"key":"13_CR12","unstructured":"Tuuna, S.: Modelling and Analysis of Crosstalk on High-Performance On-Chip Buses. Master\u2019s Thesis, University of Turku (2002)"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Kahng, A.B., Muddu, S., Vidhani, D.: Noise and Delay Uncertainty Studies for Coupled RC Interconnects. In: IEEE International ASIC\/SOC Conference (1999)","DOI":"10.1109\/ASIC.1999.806462"},{"key":"13_CR14","unstructured":"Djordjevic, A., Bazdar, M., Sarkar, T., Harrington, R.: LINPAR for Windows: Matrix Parameters for Multiconductor Transmission Lines, Software and User\u2019s Manual, Version 2.0. Artech House Publishers (1999)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T12:57:54Z","timestamp":1559307474000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}