{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:14:45Z","timestamp":1725560085025},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_14","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T19:08:02Z","timestamp":1279825682000},"page":"121-130","source":"Crossref","is-referenced-by-count":0,"title":["A Block-Based Approach for SoC Global Interconnect Electrical Parameters Characterization"],"prefix":"10.1007","author":[{"given":"M.","family":"Addino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. R.","family":"Casu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Masera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Piccinini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Zamboni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4","key":"14_CR1","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1109\/5.920582","volume":"89","author":"A. Deutsch","year":"2001","unstructured":"Deutsch, A., et al.: On-chip Wiring Design Challenges for Gigahertz Operation. Proc. IEEE\u00a089(4), 529\u2013555 (2001)","journal-title":"Proc. IEEE"},{"issue":"5","key":"14_CR2","doi-asserted-by":"publisher","first-page":"634","DOI":"10.1109\/5.929648","volume":"89","author":"D. Sylvester","year":"2001","unstructured":"Sylvester, D., Hu, C.: Analytical Modeling and Characterization of Deep- Submicrometer Interconnect. Proc. IEEE\u00a089(5), 634\u2013664 (2001)","journal-title":"Proc. IEEE"},{"issue":"6","key":"14_CR3","first-page":"716","volume":"37","author":"B. Kleveland","year":"2002","unstructured":"Kleveland, B., et al.: High-Frequency Characterization of On-Chip Digital Inteconnects. IEEE JSSC\u00a037(6), 716\u2013725 (2002)","journal-title":"IEEE JSSC"},{"issue":"4","key":"14_CR4","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/5.920581","volume":"89","author":"J. Cong","year":"2001","unstructured":"Cong, J.: An Interconnect-Centric Design Flow for Nanometer Technologies. Proc. IEEE\u00a089(4), 505\u2013528 (2001)","journal-title":"Proc. IEEE"},{"issue":"5","key":"14_CR5","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/MM.2002.1044297","volume":"22","author":"L. Carloni","year":"2002","unstructured":"Carloni, L., Sangiovanni-Vincentelli, A.: Coping with Latency in SOC Design. IEEE Micro\u00a022(5), 24\u201335 (2002)","journal-title":"IEEE Micro"},{"key":"14_CR6","unstructured":"Avant! Corporation. Avant Star-HSPICE Manual Release, 4 (2000)"},{"key":"14_CR7","unstructured":"Davis, J.A.: A Hierarchy of Interconnects Limits and Opportunities for Gigascale Integration. PhD thesis, Georgia Institute of Technology (1999)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,17]],"date-time":"2019-03-17T04:03:30Z","timestamp":1552795410000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}