{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:14:54Z","timestamp":1725560094423},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_15","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"131-140","source":"Crossref","is-referenced-by-count":2,"title":["Interconnect Driven Low Power High-Level Synthesis"],"prefix":"10.1007","author":[{"given":"A.","family":"Stammermann","sequence":"first","affiliation":[]},{"given":"D.","family":"Helms","sequence":"additional","affiliation":[]},{"given":"M.","family":"Schulte","sequence":"additional","affiliation":[]},{"given":"A.","family":"Schulz","sequence":"additional","affiliation":[]},{"given":"W.","family":"Nebel","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"Scheffer, L.: A roadmap of CAD tool changes for sub-micron interconnect problems. In: International Symosium on Physical Design (ISPD), California, United States (1997)","DOI":"10.1145\/267665.267698"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Weng, J.-P., Parker, A.C.: 3D scheduling: High-level synthesis with floorplanning. In: Proc. of Design Automation Conference (1992)","DOI":"10.1145\/127601.127748"},{"key":"15_CR3","unstructured":"Fang, Y.-M., Wong, D.F.: Simultaneous functional-unit binding and floorplanning. In: Proc. Int. Conf. Computer-Aided Design (1994)"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Chang, J.M., Pedram, M.: Register allocation and binding for low power. In: Proc. of Design Automation Conference (1995)","DOI":"10.1145\/217474.217502"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Mehra, R., Guerra, L.M., Rabaey, J.M.: Low-power architectural synthesis and the impact of exploiting locality J. VLSI Signal Processing (1996)","DOI":"10.1007\/978-1-4613-1453-0_10"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Raghunathan, A., Jha, N.K.: SCALP: An iterative-improvement-based low power data path synthesis system. In: Proc. Int. Conf. Computer-Aided Design (1997)","DOI":"10.1109\/43.663817"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Kruse, L., Schmidt, E., C\u00f6lln, G.v., Stammermann, A., Schulz, A., Macii, E., Nebel, W.: Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs. IEEE Trans. VLSI Systems (2001)","DOI":"10.1109\/92.920813"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Prabhakaran, P., Banerjee, P.: Simultaneous scheduling, binding and floorplanning in high-level synthesis. In: Proc. Int. Conf. VLSI Design (1998)","DOI":"10.1109\/ICVD.1999.745192"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Zhong, L., Jha, N.K.: Interconnect-aware High-level Synthesis for Low Power. In: ICCAD (2002)","DOI":"10.1145\/774572.774588"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Christie, P., Stroobandt, D.: The Interpretation and Application of Rent\u2019s Rule. IEEE Trans. VLSI Systems (2000)","DOI":"10.1109\/92.902258"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Jochens, G., Kruse, L., Schmidt, E., Nebel, W.: A New Paramiterizable Power Macro-Model for Datapath Components. In: Proc. of Design, Automation and Test in Europe (1999)","DOI":"10.1145\/307418.307434"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Stammermann, A., Kruse, L., Nebel, W., Pratsch, A., Schmidt, E., Schulte, M., Schulz, A.: System Level Optimization and Design Space Exploration for Low Power. In: 14th International Symposium on System Synthesis, Canada (2001)","DOI":"10.1145\/500030.500034"},{"key":"15_CR13","unstructured":"Nebel, W., Helms, D., Schmidt, E., Schulte, M., Stammermann, A.: Low Power Design for SoCs. In: Information Society in Broadband Europe, Romania (2002)"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Wong, D.F., Liu, C.L.: A new algorithm for floorplan design. In: Proc. of Design Automation Conference (1986)","DOI":"10.1109\/DAC.1986.1586075"},{"key":"15_CR15","unstructured":"Semiconductor Industry Association. National Technology Roadmap for Semiconductors, San Jose, CA: SIA, 1999"},{"key":"15_CR16","volume-title":"Digital Integrated Circuits","author":"J.M. Rabaey","year":"1996","unstructured":"Rabaey, J.M.: Digital Integrated Circuits. Prentice Hall, Englewood Cliffs (1996)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T20:28:38Z","timestamp":1558297718000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}