{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T05:14:45Z","timestamp":1740374085761,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_16","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"141-150","source":"Crossref","is-referenced-by-count":2,"title":["Bridging Clock Domains by Synchronizing the Mice in the Mousetrap"],"prefix":"10.1007","author":[{"given":"Joep","family":"Kessels","sequence":"first","affiliation":[]},{"given":"Ad","family":"Peeters","sequence":"additional","affiliation":[]},{"given":"Suk-Jin","family":"Kim","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"16_CR1","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/WCADM.1995.514647","volume-title":"Asynchronous Design Methodologies","author":"K. Berkel van","year":"1995","unstructured":"van Berkel, K., Huberts, F., Peeters, A.: Stretching quasi delay insensitivity by means of extended isochronic forks. In: Asynchronous Design Methodologies, pp. 99\u2013106. IEEE Computer Society Press, Los Alamitos (1995)"},{"key":"16_CR2","unstructured":"Chapiro, D.M.: Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Stanford University (October 1984)"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"Chelcea, T., Nowick, S.M.: Robust interfaces for mixed-timing systems with application to latency-insensitive protocols. In: Proc. ACM\/IEEE Design Automation Conference (June 2001)","DOI":"10.1145\/378239.378256"},{"key":"16_CR4","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139166980","volume-title":"Digital Systems Engineering","author":"W.J. Dally","year":"1998","unstructured":"Dally, W.J., Poulton, J.W.: Digital Systems Engineering. Cambridge University Press, Cambridge (1998)"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Kessels, J., Peeters, A., Wielage, P., Kim, S.-J.: Clock synchronization through handshake signalling. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2002, pp. 59\u201368 (2002)","DOI":"10.1109\/ASYNC.2002.1000296"},{"key":"16_CR6","series-title":"UT Year of Programming Series","first-page":"1","volume-title":"Developments in Concurrency and Communication","author":"A.J. Martin","year":"1990","unstructured":"Martin, A.J.: Programming in VLSI: From communicating processes to delay-insensitive circuits. In: Hoare, C.A.R. (ed.) Developments in Concurrency and Communication. UT Year of Programming Series, pp. 1\u201364. Addison-Wesley, Reading (1990)"},{"key":"16_CR7","unstructured":"Muttersbach, J.: Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems. PhD thesis, ETH, Z\u00fcrich (2001)"},{"issue":"2","key":"16_CR8","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1109\/TC.1976.5009227","volume":"25","author":"M. Pe\u010dhou\u010dek","year":"1976","unstructured":"Pe\u010dhou\u010dek, M.: Anomalous response times of input synchronizers. IEEE Transactions on Computers\u00a025(2), 133\u2013139 (1976)","journal-title":"IEEE Transactions on Computers"},{"key":"16_CR9","volume-title":"Introduction to VLSI Systems","author":"C.L. Seitz","year":"1980","unstructured":"Seitz, C.L.: System timing. In: Mead, C.A., Conway, L.A. (eds.) Introduction to VLSI Systems, \u00a0ch. 7. Addison-Wesley, Reading (1980)"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Seizovic, J.N.: Pipeline synchronization. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, November 1994, pp. 87\u201396 (1994)","DOI":"10.1109\/ASYNC.1994.656289"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Singh, M., Nowick, S.M.: MOUSETRAP: Ultra-high-speed transitionsignaling asynchronous pipelines. In: Proc. International Conf. Computer Design (ICCD), November 2001, pp. 9\u201317 (2001)","DOI":"10.1109\/ICCD.2001.954997"},{"issue":"4","key":"16_CR12","doi-asserted-by":"publisher","first-page":"482","DOI":"10.1109\/92.805755","volume":"7","author":"K.Y. Yun","year":"1999","unstructured":"Yun, K.Y., Dooply, A.E.: Pausible clocking-based heterogeneous systems. IEEE Transactions on VLSI Systems\u00a07(4), 482\u2013488 (1999)","journal-title":"IEEE Transactions on VLSI Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T07:35:26Z","timestamp":1740296126000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}