{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T08:40:06Z","timestamp":1740300006082,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_17","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"151-160","source":"Crossref","is-referenced-by-count":3,"title":["Power-Consumption Reduction in Asynchronous Circuits Using Delay Path Unequalization"],"prefix":"10.1007","author":[{"given":"Sonia","family":"L\u00f3pez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"\u00d3scar","family":"Garnica","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ignacio","family":"Hidalgo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan","family":"Lanchares","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rom\u00e1n","family":"Hermida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"353","DOI":"10.1007\/3-540-45716-X_35","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"C. Baena","year":"2002","unstructured":"Baena, C., Juan-Chico, J., Bellido, M.J., Ruiz de Clavijo, P., Jim\u00e9nez, C.J., Valencia, M.: Measurement of the switching activity of cmos digital circuits at gate level. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol.\u00a02451, pp. 353\u2013362. Springer, Heidelberg (2002)"},{"issue":"2","key":"17_CR2","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1109\/5.740016","volume":"87","author":"C.H. Berkel van","year":"1999","unstructured":"van Berkel, C.H., Josephs, M.B., Nowick, S.M.: Scanning the technology: Applications of asynchronous circuits. Proceedings of the IEEE\u00a087(2), 223\u2013233 (1999)","journal-title":"Proceedings of the IEEE"},{"issue":"2","key":"17_CR3","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/54.282442","volume":"11","author":"K. Berkel van","year":"1994","unstructured":"van Berkel, K., Burgess, R., Kessels, J., Peeters, A., Roncken, M., Schalij, F.: Asynchronous circuits for low power: A DCC error corrector. IEEE Design & Test of Computers\u00a011(2), 22\u201332 (1994)","journal-title":"IEEE Design & Test of Computers"},{"issue":"1","key":"17_CR4","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/5.362752","volume":"83","author":"S. Hauck","year":"1995","unstructured":"Hauck, S.: Asynchronous design methodologies: An overview. Proceedings of the IEEE\u00a083(1), 69\u201393 (1995)","journal-title":"Proceedings of the IEEE"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Kearney, D.: Theoretical limits on the data dependent Performance of asynchronous circuits. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 1999, pp. 201\u2013207 (1999)","DOI":"10.1109\/ASYNC.1999.761534"},{"issue":"1","key":"17_CR6","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1007\/BF00464358","volume":"1","author":"A.J. Martin","year":"1992","unstructured":"Martin, A.J.: Asynchronous datapaths and the design of an asynchronous adder. Formal Methods in System Design\u00a01(1), 119\u2013137 (1992)","journal-title":"Formal Methods in System Design"},{"issue":"4","key":"17_CR7","doi-asserted-by":"publisher","first-page":"446","DOI":"10.1109\/92.335013","volume":"2","author":"F.N. Najm","year":"1994","unstructured":"Najm, F.N.: A survey of power estimation techniques in vlsi circuits. IEEE Transactions on VLSI Systems\u00a02(4), 446\u2013455 (1994)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"17_CR8","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1007\/978-1-4615-3154-8_9","volume-title":"Logic Synthesis and Optimization","author":"T. Nanya","year":"1993","unstructured":"Nanya, T.: Challenges to dependable asynchronous processor design. In: Sasao, T. (ed.) Logic Synthesis and Optimization, \u00a0ch. 9, pp. 191\u2013213. Kluwer Academic Publishers, Dordrecht (1993)"},{"key":"17_CR9","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1109\/ASYNC.1997.587176","volume-title":"Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"S.M. Nowick","year":"1997","unstructured":"Nowick, S.M., Yun, K.Y., Beerel, P.A.: Speculative completion for the design of high-performance asynchronous dynamic adders. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 210\u2013223. IEEE Computer Society Press, Los Alamitos (1997)"},{"key":"17_CR10","unstructured":"Storto, M., Saletti, R.: Time-multiplexed dual-rail protocol for lowpower delay-insensitive asynchronous communication. In: Trullemans- Anckaert, A.-M., Spars\u00f8, J. (eds.) Power and Timing Modeling, Optimixation and Simulation (PATMOS), October 1998, pp. 127\u2013136 (1998)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T07:34:53Z","timestamp":1740296093000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}