{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T05:14:35Z","timestamp":1740374075861,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_18","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"161-170","source":"Crossref","is-referenced-by-count":7,"title":["New GALS Technique for Datapath Architectures"],"prefix":"10.1007","author":[{"given":"Milo\u0161","family":"Krsti\u0107","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eckhard","family":"Grass","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","unstructured":"Yun, K.Y., Donohue, R.P.: Pausible Clocking: A first step toward heterogeneous systems. In: Proc. International Conference on Computer Design (ICCD) (October 1996)"},{"key":"18_CR2","unstructured":"Bormann, D.S., Cheoung, P.Y.K.: Asynchronous Wrapper for Heterogeneous Systems. In: Proc. International Conf. Computer Design (ICCD) (October 1997)"},{"key":"18_CR3","unstructured":"Muttersbach, J.: Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems, Doctor of Technical Sciences Dissertation, ETH Zurich, Switzerland (2001)"},{"key":"18_CR4","unstructured":"Moore, S., et al.: Self Calibrating Clocks for Globally Asynchronous Locally Synchronous System. In: Proc. International Conference on Computer Design (ICCD) (September 2000)"},{"key":"18_CR5","unstructured":"Chapiro, D.M.: Globally-Asynchronous Locally-Synchronous Systems, PhD thesis, Stanford University (October 1984)"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Moore, S., et al.: Point to Point GALS interconnect. In: Proc. International Symposium on Asynchronous Circuits and Systems, April 2002, pp. 69\u201375 (2002)","DOI":"10.1109\/ASYNC.2002.1000297"},{"issue":"2","key":"18_CR7","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/43.743711","volume":"18","author":"K.Y. Yun","year":"1999","unstructured":"Yun, K.Y., Dill, D.: Automatic synthesis of extended burst-mode circuits: Part I and II. IEEE Transactions on Computer-Aided Design\u00a018(2), 101\u2013132 (1999)","journal-title":"IEEE Transactions on Computer-Aided Design"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T07:34:48Z","timestamp":1740296088000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}