{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:33:35Z","timestamp":1764783215824},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_2","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T19:08:02Z","timestamp":1279825682000},"page":"2-10","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of High-Speed Logic Families"],"prefix":"10.1007","author":[{"given":"G.","family":"Privitera","sequence":"first","affiliation":[]},{"given":"Francesco","family":"Pessolano","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"2_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5573-5","volume-title":"High Speed CMOS Design Styles","author":"K. Bernstein","year":"1999","unstructured":"Bernstein, K., Carrig, K.M., Durham, C.M., Hansen, P.R., Hogenmiller, D., Nowak, E.J., Rohrer, N.J.: High Speed CMOS Design Styles. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"2_CR2","unstructured":"Woo, A.K.: Static PLA or ROM Circuit with Self-Generated Precharge. U.S. Patent # 4, 728, 827 (March 1, 1988)"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Hwang, W., Gristede, G.D., Sanda, P., Wang, S.Y., Heidel, D.F.: Implementation of a Self-Resetting CMOS 64-Bit Parallel Adder with Enhanced Testability. IEEE Journal of Solid-State Circuits\u00a034(8) (August 1999)","DOI":"10.1109\/4.777109"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Allam, M.W., Elmasry, M.I.: Dynamic Current Mode Logic (DyCML): A New Low- Power High-Performance Logic Style. IEEE Journal of Solid-State Circuits 36(3) (March 2001)","DOI":"10.1109\/4.910495"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Somasekhar, D., Roy, K.: Differential Current Switch Logic: A Low Power DCVS Logic Family. IEEE Journal of Solid-State Circuits 31(7) (July 1996)","DOI":"10.1109\/4.508212"},{"key":"2_CR6","unstructured":"Morgenshtein, A., Fish, A., Wagner, I.A.: Gate-Diffusion Input (GDI) \u2013 A Novel Power Efficient Method for Digital Circuits: A Design Methodology. In: ASIC\/SOC Conference 2001, Proceedings. 14th Annual IEEE International (2001)"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Lee, S.J., Yoo, H.J.: Race Logic Architecture (RALA): A Novel Logic Concept Using the Race Scheme of Input Variables. IEEE Journal of Solid-State Circuits 37(2) (February 2002)","DOI":"10.1109\/4.982425"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Martin, A.J.: Towards an energy complexity of computation. Information processing Letters 77 (2001)","DOI":"10.1016\/S0020-0190(00)00214-3"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Gonzalez, R., Gordon, B., Horowitz, M.: Supply and threshold voltage scaling for low power CMOS. IEEE Journal of Solid-State Circuits 32(8) (August 1997)","DOI":"10.1109\/4.604077"},{"key":"2_CR10","volume-title":"Principle of CMOS design: a system perspective","author":"N.H.E. Weste","year":"1993","unstructured":"Weste, N.H.E., Eshragian, K.: Principle of CMOS design: a system perspective. Addison-Wesley, Reading (1993)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T08:58:47Z","timestamp":1559293127000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}