{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:14:40Z","timestamp":1725560080900},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_37","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"309-318","source":"Crossref","is-referenced-by-count":3,"title":["Reduction of the Energy Consumption in Adiabatic Gates by Optimal Transistor Sizing"],"prefix":"10.1007","author":[{"given":"J\u00fcrgen","family":"Fischer","sequence":"first","affiliation":[]},{"given":"Ettore","family":"Amirante","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Randazzo","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Iannaccone","sequence":"additional","affiliation":[]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"37_CR1","unstructured":"Antreich, K., Gr\u00e4b, H., et al.: WiCkeD: Analog Circuit Synthesis Incorporating Mismatch. In: IEEE Custom Integrated Circuits Conference (CICC), Orlando, Florid (May 2000)"},{"key":"37_CR2","unstructured":"Amirante, E., Bargagli-Stoffi, A., Fischer, J., Iannaccone, G., Schmitt-Landsiedel, D.: Variations of the Power Dissipation in Adiabatic Logic Gates. In: Proceedings of the 11th International Workshop on Power And Timing Modeling, Optimization and Simulation, PATMOS 2001, Yverdon-les-Bains, Switzerland, September 2001, pp. 9.1.1\u20139.1.10 (2001)"},{"issue":"4","key":"37_CR3","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1109\/4.499727","volume":"31","author":"Y. Moon","year":"1996","unstructured":"Moon, Y., Jeong, D.: An Efficient Charge Recovery Logic Circuit. IEEE Journal of Solid-State Circuits\u00a031(4), 514\u2013522 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"Kramer, A., Denker, J.S., Flower, B., Moroney, J.: 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits. In: Proceedings of the International Symposium on Low Power Design, pp. 191\u2013196 (1995)","DOI":"10.1145\/224081.224115"},{"issue":"20","key":"37_CR5","doi-asserted-by":"publisher","first-page":"1867","DOI":"10.1049\/el:19961272","volume":"32","author":"A. Vetuli","year":"1996","unstructured":"Vetuli, A., Pascoli, S.D., Reyneri, L.M.: Positive feedback in adiabatic logic. Electronics Letters\u00a032(20), 1867\u20131869 (1996)","journal-title":"Electronics Letters"},{"key":"37_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1007\/3-540-45716-X_13","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"A. Blotti","year":"2002","unstructured":"Blotti, A., Castellucci, M., Saletti, R.: Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol.\u00a02451, pp. 118\u2013127. Springer, Heidelberg (2002)"},{"key":"37_CR7","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1109\/92.335009","volume":"2","author":"W.C. Athas","year":"1994","unstructured":"Athas, W.C., Svensson, L., Koller, J.G., et al.: Low-power digital systems based on adiabatic-switching principles. IEEE Transactions on VLSI System\u00a02, 398\u2013407 (1994)","journal-title":"IEEE Transactions on VLSI System"},{"issue":"6","key":"37_CR8","doi-asserted-by":"publisher","first-page":"865","DOI":"10.1109\/4.845190","volume":"35","author":"J. Lim","year":"2000","unstructured":"Lim, J., Kim, D., Chae, S.: nMOS Reversible Energy Recovery Logic for Ultra- Low-Energy Applications. IEEE Journal of Solid-State Circuits\u00a035(6), 865\u2013875 (2000)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"14","key":"37_CR9","doi-asserted-by":"publisher","first-page":"689","DOI":"10.1049\/el:20020523","volume":"38","author":"A. Bargagli-Stoffi","year":"2002","unstructured":"Bargagli-Stoffi, A., Iannaccone, G., Di Pascoli, S., Amirante, E., Schmitt-Landsiedel, D.: Four-phase power clock generator for adiabatic logic circuits. Electronics Letters\u00a038(14), 689\u2013690 (2002)","journal-title":"Electronics Letters"},{"key":"37_CR10","volume-title":"Principles of CMOS VLSI design: a systems perspective","author":"N.H.E. Weste","year":"1992","unstructured":"Weste, N.H.E., Eshraghian, K.: Principles of CMOS VLSI design: a systems perspective, 2nd edn. Addison-Wesley Publishing Company, Reading (1992)","edition":"2"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,17]],"date-time":"2019-03-17T08:29:51Z","timestamp":1552811391000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}