{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T05:14:26Z","timestamp":1740374066636,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_4","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"21-30","source":"Crossref","is-referenced-by-count":1,"title":["A Genetic Bus Encoding Technique for Power Optimization of Embedded Systems"],"prefix":"10.1007","author":[{"given":"Giuseppe","family":"Ascia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Catania","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G., Macii, E., Poncino, M., Quer, S.: Power optimization of core-based systems by address bus encoding. IEEE Transactions on Very Large Scale Integration 6(4) (December 1998)","DOI":"10.1109\/92.736127"},{"key":"4_CR2","unstructured":"Benini, L., De Micheli, G., Macii, E., Sciuto, D., Silvano, C.: Asymptotic zero-transition activity encoding for address busses in low power microprocessor-based systems. In: Great Lakes Symposium VLSI, Urbana, IL, March 1997, pp. 77\u201382 (1997)"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G., Macii, E., Sciuto, D., Silvano, C.: Address bus encoding techniques for system-level power optimization. In: IEEE Design Automation and Test Conference in Europe, Paris, France, February 1998, pp. 861\u2013866 (1998)","DOI":"10.1109\/DATE.1998.655959"},{"key":"4_CR4","unstructured":"Henkel, J., Lekatsas, H., Jakkula, V.: Encoding schemes for address busses in energy efficient SOC design. In: VLSI-SOC 2001 11th International Conference of Very Large Scale Integration, Montpellier, France (December 2001)"},{"key":"4_CR5","volume-title":"Genetic Algorithms for VLSI Design, Layout & Test Automation","author":"P. Mazumder","year":"1999","unstructured":"Mazumder, P., Rudnick, E.M.: Genetic Algorithms for VLSI Design, Layout & Test Automation. Prentice Hall, Inc., Englewood Cliffs (1999)"},{"key":"4_CR6","unstructured":"International thechnology roadmap for semiconductors. Semiconductor Industry Association (1999)"},{"key":"4_CR7","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"M.R. Stan","year":"1995","unstructured":"Stan, M.R., Burleson, W.P.: Bus invert coding for low power I\/O. IEEE Transactions on VLSI Systems\u00a03, 49\u201358 (1995)","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"4","key":"4_CR8","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/54.329448","volume":"11","author":"C. Su","year":"1994","unstructured":"Su, C., Tsui, C., Despain, A.: Saving power in the control path of embedded processors. IEEE Design and Test of computers\u00a011(4), 24\u201330 (1994)","journal-title":"IEEE Design and Test of computers"},{"key":"4_CR9","volume-title":"Principles of CMOS VLSI Design","author":"N.H. West","year":"1998","unstructured":"West, N.H., Eshraghian, K.: Principles of CMOS VLSI Design. Addison-Wesley, Reading (1998)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T07:34:51Z","timestamp":1740296091000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}