{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:16:01Z","timestamp":1725560161472},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_47","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"409-419","source":"Crossref","is-referenced-by-count":8,"title":["Instruction Buffering Exploration for Low Energy Embedded Processors"],"prefix":"10.1007","author":[{"given":"Tom","family":"Vander Aa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Murali","family":"Jayapala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco","family":"Barat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geert","family":"Deconinck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rudy","family":"Lauwereins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"47_CR1","doi-asserted-by":"crossref","unstructured":"Anderson, T., Agarwala, S.: Effective hardware-based two-way loop cache for high performance low power processors. In: Proc of ICCD (September 2000)","DOI":"10.1109\/ICCD.2000.878315"},{"issue":"4","key":"47_CR2","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/92.645068","volume":"5","author":"R.S. Bajwa","year":"1997","unstructured":"Bajwa, R.S., et al.: Instruction buffering to reduce power in processors for signal processing. IEEE Transactions on VLSI\u00a05(4), 417\u2013424 (1997)","journal-title":"IEEE Transactions on VLSI"},{"key":"47_CR3","unstructured":"Bellas, N., Hajj, I., Polychronopoulos, C., Stamoulis, G.: Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors. In: Proc of ISLPED (August 1998)"},{"key":"47_CR4","unstructured":"Benini, L., Bruni, D., Chinosi, M., Silvano, C., Zaccaria, V., Zafalon, R.: A power modeling and estimation framework for vliw-based embedded systems. In: Proc. Int. Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS (September 2001)"},{"issue":"2","key":"47_CR5","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1145\/335043.335044","volume":"5","author":"L. Benini","year":"2000","unstructured":"Benini, L., de Micheli, G.: Sysmtem-level power optimization: Techniques and tools. ACM TODAES\u00a05(2), 115\u2013192 (2000)","journal-title":"ACM TODAES"},{"key":"47_CR6","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc of ISCA, pp. 83\u201394 (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"47_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-4903-8","volume-title":"Data access and storage management for embedded programmable processors","author":"F. Catthoor","year":"2002","unstructured":"Catthoor, F., Danckaert, K., Kulkarni, C., Brockmeyer, E., Kjeldsberg, P.G., Van Achteren, T., Omnes, T.: Data access and storage management for embedded programmable processors. Kluwer Academic Publishers, Dordrecht (2002)"},{"key":"47_CR8","doi-asserted-by":"crossref","unstructured":"Cotterell, S., Vahid, F.: Tuning of loop cache architectures to programs in embedded system design. In: Proc of International Symposium on System Synthesis (ISSS) (October 2002)","DOI":"10.1145\/581199.581204"},{"key":"47_CR9","doi-asserted-by":"crossref","unstructured":"Gordon-Ross, A., Cotterell, S., Vahid, F.: Exploiting fixed programs in embedded systems: A loop cache example. In: Proc of IEEE Computer Architecture Letters (January 2002)","DOI":"10.1109\/L-CA.2002.4"},{"key":"47_CR10","doi-asserted-by":"crossref","unstructured":"Jacome, M.F., de Veciana, G.: Design challenges for new application-specific processors. Special issue on Design of Embedded Systems in IEEE Design & Test of Computers (April-June 2000)","DOI":"10.1109\/54.844333"},{"key":"47_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1007\/3-540-45716-X_26","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"M. Jayapala","year":"2002","unstructured":"Jayapala, M., Barat, F., OpDe Beeck, P., Catthoor, F., Deconinck, G., Corporaal, H.: A low energy clustered instruction memory hierarchy for long instruction word processors. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol.\u00a02451, p. 258. Springer, Heidelberg (2002)"},{"issue":"1","key":"47_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/12.822560","volume":"49","author":"J. Kin","year":"2000","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.H.: Filtering memory references to increase energy efficiency. IEEE Transactions on Computers\u00a049(1), 1\u201315 (2000)","journal-title":"IEEE Transactions on Computers"},{"key":"47_CR13","unstructured":"Lee, C., et al.: Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In: International Symposium on Microarchitecture, pp. 330\u2013335 (1997)"},{"key":"47_CR14","unstructured":"Lee, L.H., Moyer, B., Arends, J., Arbor, A.: Low-cost embedded program loop caching - revisited. Technical report, EECS, University of Michigan (December 1999)"},{"key":"47_CR15","doi-asserted-by":"crossref","unstructured":"Lee, L.H., Moyer, W., Arends, J.: Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In: Proc of ISLPED (August 1999)","DOI":"10.1145\/313817.313944"},{"issue":"4","key":"47_CR16","doi-asserted-by":"publisher","first-page":"384","DOI":"10.1145\/268424.268464","volume":"2","author":"P.R. Panda","year":"1997","unstructured":"Panda, P.R., Dutt, N.D., Nicolau, A.: Memory data organization for improved cache performance in embedded processor applications. ACM TODAES\u00a02(4), 384\u2013409 (1997)","journal-title":"ACM TODAES"},{"key":"47_CR17","unstructured":"Slavenburg, G.A., Rathnam, S., Dijkstra, H.: The Trimedia TM-1 PCI VLIW media processor. In: Proceedings Hot Chips VIII Conference (1996)"},{"key":"47_CR18","unstructured":"Texas Instruments Inc., TMS320 DSP Family Overview, http:\/\/www.ti.com"},{"key":"47_CR19","unstructured":"Trimaran group. Trimaran: An Infrastructure for Research in Instruction-Level Parallelism (1999), http:\/\/www.trimaran.org"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T12:58:12Z","timestamp":1559307492000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}