{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:15:05Z","timestamp":1725560105958},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_48","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"420-429","source":"Crossref","is-referenced-by-count":0,"title":["Power-Aware Branch Predictor Update for High-Performance Processors"],"prefix":"10.1007","author":[{"given":"Amirali","family":"Baniasadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"48_CR1","unstructured":"Parikh, D., Skadron, K., Zhang, Y., Barcella, M., Stan, M.R.: Power Issues Related to Branch Prediction. In: Proc. Intl. Symposium on High-Performance Computer Architecture (February 2002)"},{"key":"48_CR2","doi-asserted-by":"crossref","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Pipeline Gating: Speculation Control For Energy Reduction. In: Proc. Intl. Symposium on Computer Architecture (June 1998)","DOI":"10.1145\/279361.279377"},{"key":"48_CR3","doi-asserted-by":"crossref","unstructured":"Grunwald, D., Klusser, A., Manne, S., Plezkun, A.: Confidence Estimation for Speculation Control. In: Proc. Intl. Symposium on Computer Architecture (June 1998)","DOI":"10.1145\/279361.279376"},{"key":"48_CR4","doi-asserted-by":"crossref","unstructured":"Baniasadi, A., Moshovos, A.: Instruction Flow-Based Front-end Throttling for Power-Aware High-Performance Processors. In: Proc. ISLPED 2001 (August 2001)","DOI":"10.1145\/383082.383088"},{"key":"48_CR5","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural-Level Power Analysis and Optimization. In: Proc of the 27th Int\u2019l Symp. on Computer Architecture (2000)","DOI":"10.1145\/339647.339657"},{"key":"48_CR6","unstructured":"Baniasadi, A., Moshovos, A.: Branch Predictor Predcition a Power-Aware Branch Predcitor for High-Performance Processors. In: Proc. ICCD 2002 (September 2002)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T04:56:33Z","timestamp":1635742593000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_48","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}