{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T05:14:54Z","timestamp":1740374094290,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_55","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"491-500","source":"Crossref","is-referenced-by-count":0,"title":["A New Hybrid CBL-CMOS Cell for Optimum Noise\/Power Application"],"prefix":"10.1007","author":[{"given":"Ra\u00fal","family":"Jim\u00e9nez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pilar","family":"Parra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Sanmart\u00edn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio J.","family":"Acosta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"55_CR1","volume-title":"Mixed Analog-Digital VSLI Design and Technology","author":"Y. Tsividis","year":"1995","unstructured":"Tsividis, Y.: Mixed Analog-Digital VSLI Design and Technology. McGraw-Hill, New York (1995) ISBN: 0-07-065402-6"},{"key":"55_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3013-5","volume-title":"Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs","author":"X. Aragon\u00e8s","year":"1999","unstructured":"Aragon\u00e8s, X., Gonz\u00e1lez, J.L., Rubio, A.: Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"55_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1007\/3-540-45373-3_33","volume-title":"Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation","author":"A.J. Acosta","year":"2000","unstructured":"Acosta, A.J., Jim\u00e9nez, R., Juan, J., Bellido, M.J., Valencia, M.: Influence of clocking strategies on the design of low switching-noise digital and mixed-signal VLSI circuits. In: Soudris, D.J., Pirsch, P., Barke, E. (eds.) PATMOS 2000. LNCS, vol.\u00a01918, pp. 316\u2013326. Springer, Heidelberg (2000)"},{"key":"55_CR4","doi-asserted-by":"crossref","first-page":"810","DOI":"10.1109\/82.861423","volume":"II","author":"J. Kundan","year":"2000","unstructured":"Kundan, J., Rezaul, S.M.: Ehanced Folded Source-Coupled Logic Technique for Low- Voltage Mixed-Signal Integrated Circuits. IEEE Trans. on Circuits and Systems\u00a0II, 810\u2013817 (2000)","journal-title":"IEEE Trans. on Circuits and Systems"},{"issue":"2","key":"55_CR5","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1023\/A:1021216015286","volume":"33","author":"R. Jim\u00e9nez","year":"2002","unstructured":"Jim\u00e9nez, R., Parra, P., Sanmart\u00edn, P., Acosta, A.J.: Analysis of high-performance flipflops for submicron mixed-signal applications. Int. Journal of Analog Integrated Circuits and Signal Processing\u00a033(2), 145\u2013156 (2002)","journal-title":"Int. Journal of Analog Integrated Circuits and Signal Processing"},{"key":"55_CR6","doi-asserted-by":"publisher","first-page":"553","DOI":"10.1109\/81.244904","volume":"40","author":"D.J. Allstot","year":"1993","unstructured":"Allstot, D.J., Chee, S.-H., Shrivastawa, M.: Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs. IEEE Transactions on Circuits and Systems I\u00a040, 553\u2013563 (1993)","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"55_CR7","doi-asserted-by":"publisher","first-page":"997","DOI":"10.1049\/el:19960680","volume":"32","author":"E. Albuquerque","year":"1996","unstructured":"Albuquerque, E., Fernandes, J., Silva, M.: NMOS Current-Balanced Logic. Electronics Letters\u00a032, 997\u2013998 (1996)","journal-title":"Electronics Letters"},{"issue":"46","key":"55_CR8","doi-asserted-by":"crossref","first-page":"1498","DOI":"10.1109\/81.809554","volume":"I","author":"E. Albuquerque","year":"1999","unstructured":"Albuquerque, E., Silva, M.: A new low-noise logic family for mixed-signal IC\u2019s. IEEE Trans. Circuits Systems\u00a0I(46), 1498\u20131500 (1999)","journal-title":"IEEE Trans. Circuits Systems"},{"key":"55_CR9","doi-asserted-by":"crossref","unstructured":"Kayal, M., Coursinard, D., Kanan, R.: Automatic design tool for submicron current steering logic libraries. In: Proc. 7th IEEE Int. Conf. on Electronics, Circuits and Systems, pp. 173-176 (2000)","DOI":"10.1109\/ICECS.2000.911511"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_55","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T07:34:31Z","timestamp":1740296071000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_55"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_55","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}