{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T10:23:30Z","timestamp":1769077410267,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540200741","type":"print"},{"value":"9783540397625","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_57","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T19:08:02Z","timestamp":1279825682000},"page":"511-519","source":"Crossref","is-referenced-by-count":0,"title":["A Practical ASIC Methodology for Flexible Clock Tree Synthesis with Routing Blockages"],"prefix":"10.1007","author":[{"given":"Dongsheng","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Suaris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nan-chi","family":"Chou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"57_CR1","unstructured":"Bakoglu, H., Walker, J.T., Meindl, J.D.: A Symmetric clock-distribution tree and optimized high-speed interconnections for reduced clock skew in ULSI and WSI circuits. In: ICCD 1986, pp. 118\u2013122 (1986)"},{"key":"57_CR2","doi-asserted-by":"crossref","unstructured":"Jackson, M.A.B., Srinivasan, A., Kuh, E.S.: Clock Routing for High-Performance ICs. In: 27th DAC, pp. 573\u2013579 (1990)","DOI":"10.1145\/123186.123406"},{"key":"57_CR3","doi-asserted-by":"crossref","unstructured":"Tsay, R.S.: Exact Zero Skew. In: ICCAD 1991, pp. 336\u2013339 (1991)","DOI":"10.1109\/ICCAD.1991.185269"},{"key":"57_CR4","doi-asserted-by":"crossref","unstructured":"Chao, T.H., Hsu, Y.C., Ho, J.M.: Zero Skew Clock Net Routing. In: 29th DAC, pp. 518\u2013 513 (1992)","DOI":"10.1109\/DAC.1992.227749"},{"key":"57_CR5","doi-asserted-by":"crossref","unstructured":"Li, Y.M., Jabri, M.A.: A Zero-Skew Clock Routing Scheme for VLSI Circuits. In: ICCAD 1992, pp. 458\u2013463 (1992)","DOI":"10.1109\/ICCAD.1992.279328"},{"key":"57_CR6","doi-asserted-by":"crossref","unstructured":"Edahiro, M.: A Clustering-Based Optimization Algorithm in Zero-Skew Routings. In: 30th DAC, pp. 612\u2013616 (1993)","DOI":"10.1145\/157485.165066"},{"key":"57_CR7","doi-asserted-by":"crossref","unstructured":"Edahiro, M.: An Efficient Zero-Skew Routing Algorithm. In: 31st DAC, pp. 375\u2013 380 (1994)","DOI":"10.1145\/196244.196426"},{"key":"57_CR8","doi-asserted-by":"crossref","unstructured":"Liu, I., Chou, T., Aziz, A., Wong, D.F.: Zero-Skew Clock Tree Construction by Simultaneous Routing, Wire Sizing and Buffer Insertion. In: ISPD 2000, pp. 33\u201338 (2000)","DOI":"10.1145\/332357.332370"},{"key":"57_CR9","doi-asserted-by":"crossref","unstructured":"Huang, D.J., Kahng, A.B., Tsao, C.A.: On the Bounded-Skew Clock and Steiner Routing Problems. In: 32nd DAC, pp. 508\u2013513 (1995)","DOI":"10.1145\/217474.217579"},{"key":"57_CR10","doi-asserted-by":"crossref","unstructured":"Cong, J., Kahng, A.B., Koh, C.K., Tsao, C.W.A.: Bounded-Skew Clock and Steiner Routing Under Elmore Delay. In: ICCAD 1995, pp. 66\u201371 (1995)","DOI":"10.1109\/ICCAD.1995.479993"},{"key":"57_CR11","doi-asserted-by":"crossref","unstructured":"Kahng, A.B., Tsao, C.A.: More Practical Bounded-Skew Clock Routing. In: 34th DAC, pp. 594\u2013599 (1997)","DOI":"10.1145\/266021.266292"},{"key":"57_CR12","doi-asserted-by":"crossref","unstructured":"Cho, J.D., Sarrafzadeh, M.: A Buffer Distribution Algorithm for High- Speed Clock Routing. In: 30th DAC, pp. 537\u2013543 (1993)","DOI":"10.1145\/157485.165019"},{"key":"57_CR13","doi-asserted-by":"crossref","unstructured":"Toyonaga, M., Kurokawa, K., Yasui, T., Takahashi, A.: A Practical Clock Tree Synthesis for Semi-Synchronous Circuits. In: ISPD 2000, pp. 159\u2013164 (2000)","DOI":"10.1145\/332357.332393"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_57","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T08:58:22Z","timestamp":1559293102000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_57"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_57","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003]]}}}