{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T08:40:01Z","timestamp":1740300001860,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_66","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"599-606","source":"Crossref","is-referenced-by-count":0,"title":["Low-Power Cache with Successive Tag Comparison Algorithm"],"prefix":"10.1007","author":[{"given":"Tae-Chan","family":"Kim","sequence":"first","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Bong-Young","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Soo-Won","family":"Kim","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"66_CR1","unstructured":"Flynn, M.J.: Computer Architecture,\u00a0ch.5, pp. 265\u2013344 (1995)"},{"key":"66_CR2","first-page":"373","volume-title":"Computer Architecture : A Quantitative Approach","author":"J.L. Hennessy","year":"1996","unstructured":"Hennessy, J.L., Pattersom, D.A.: Computer Architecture: A Quantitative Approach,\u00a0ch. 5, pp. 373\u2013483. Morgan Kaufmann, New York (1996)"},{"issue":"4","key":"66_CR3","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A.P. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A.P., Sheng, S., Broderson, R.W.: Low-Power CMOS Digital Design. IEEE J. Solid State Circuits\u00a027(4), 473\u2013483 (1992)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"4","key":"66_CR4","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/5.371964","volume":"83","author":"A.P. Chandrakasan","year":"1995","unstructured":"Chandrakasan, A.P., Broderson, R.W.: Minimizing Power Consumption in Digital CMOS circuit. IEEE Proc.\u00a083(4), 498\u2013523 (1995)","journal-title":"IEEE Proc."},{"key":"66_CR5","doi-asserted-by":"crossref","unstructured":"Amrutur, B., Horowitz, M.: Techniques to Reduce Power in Fast Wide Memories. In: Proc. IEEE symp. Low Power Electron, pp. 92\u201393 (1994)","DOI":"10.1109\/LPE.1994.573217"},{"issue":"11","key":"66_CR6","doi-asserted-by":"publisher","first-page":"1618","DOI":"10.1109\/JSSC.1996.542306","volume":"31","author":"H. Mizuno","year":"1996","unstructured":"Mizuno, H.: A 1V 100MHz 10mW Cache Using a Separated Bit-Line Memory Hierarchy Architecture and Domino Tag Comparators. IEEE Journal of Solid-State Circuits\u00a031(11), 1618\u20131624 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"66_CR7","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/92.678891","volume":"6","author":"U. Ko","year":"1998","unstructured":"Ko, U., Balsara, P.T.: Energy Optimization of Multilevel Cache Architecture for RISC and CISC Processors. IEEE Trans. VLSI Systems\u00a06(2), 299\u2013308 (1998)","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"11","key":"66_CR8","doi-asserted-by":"publisher","first-page":"1187","DOI":"10.1109\/12.644293","volume":"46","author":"H. Wang","year":"1997","unstructured":"Wang, H., Sun, T., Yang, Q.: Minimizing Area Cost of On-Chip Cache Memories by Caching Address Tags. IEEE Trans. on Computers\u00a046(11), 1187\u20131201 (1997)","journal-title":"IEEE Trans. on Computers"},{"key":"66_CR9","doi-asserted-by":"crossref","unstructured":"Kessler, R.E.: Inexpensive Implementations of Set-Associativity. In: Proc. 16th Int. Symp. on Computer Architecture, pp. 131\u2013139 (June 1989)","DOI":"10.1145\/74926.74941"},{"key":"66_CR10","doi-asserted-by":"crossref","unstructured":"Liu, L.: Cache Design with Partial Address Matching. In: Proc. 27th Int. Symp. on Microarchitecture, pp. 128\u2013136 (November\/December 1994)","DOI":"10.1145\/192724.192742"},{"key":"66_CR11","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P., Wilson, S.J.E.: Tradeoffs in Two-Level On-Chip Caching. In: Proc. 21st Annu. Int\u2019l. Symp. Comput. Architect., pp. 34\u201345 (April 1994)","DOI":"10.1109\/ISCA.1994.288163"},{"key":"66_CR12","doi-asserted-by":"crossref","unstructured":"Hill, M.D.: A Case for Direct-Mapped Caches. Computer, 25\u201340 (December 1988)","DOI":"10.1109\/2.16187"},{"key":"66_CR13","unstructured":"Kim, C., Burger, D., Keckler, S.W.: An Adaptive Cache Structure for Future High-Performance Systems. In: IBM Austin Center for Advanced Studies 3rd Annual Austin CAS Conference (February 15, 2002)"},{"key":"66_CR14","unstructured":"Miranda, M., Catthoor, F., Janssen, M., De Man, H.: IMEC, and Belgium, Efficient Hardware Address Generation in Distributed Memory Architectures. In: ISSS Int. Symp. System Synthesis (November 6\u20138, 1996)"},{"key":"66_CR15","unstructured":"ARM7T RISC Processor Manual, ARM corp. (1997)"},{"key":"66_CR16","doi-asserted-by":"crossref","unstructured":"Farrens, M., Tyson, G., Pleszkun, A.R.: A Study of Single-Chip Processor\/ Cache Organizations for Large Number of Transistors. In: Proc. 21st Annu. Int\u2019l.Symp. Comput. Architect., pp. 338\u2013347 (1994)","DOI":"10.1109\/ISCA.1994.288137"},{"key":"66_CR17","doi-asserted-by":"crossref","unstructured":"Goodman, J.R.: Using Cache Memory to Reduce Processor-Memory Traffic. In: Proc. 10th Annu. Int\u2019l. Symp. Comput. Architect., April 1983, pp. 124\u2013132 (1983)","DOI":"10.1145\/800046.801647"},{"key":"66_CR18","doi-asserted-by":"crossref","unstructured":"Dubnicki, C., LeBlanc, T.: Adjustable Block Size Coherence Caches. In: Proc. 19th Annu. Int\u2019l. Symp. Comput. Architect., May 1992, pp. 170\u2013180 (1992)","DOI":"10.1145\/146628.139725"},{"key":"66_CR19","doi-asserted-by":"crossref","unstructured":"Jouppi1, N.P.: Cache Write Policies and Performance. In: Proc. 20st Annu. Int\u2019l. Symp. Comput. Architect., May 1993, pp. 191\u2013201 (1993)","DOI":"10.1145\/173682.165154"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_66","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T07:34:25Z","timestamp":1740296065000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_66"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_66","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}