{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T05:14:26Z","timestamp":1740374066623,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_67","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"607-616","source":"Crossref","is-referenced-by-count":3,"title":["FPGA Architecture Design and Toolset for Logic Implementation"],"prefix":"10.1007","author":[{"given":"K.","family":"Tatas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Siozios","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Vasiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D. J.","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Nikolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Siskos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Thanailakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2","key":"67_CR1","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable Computing: A Survey of Systems and Software. ACM Computing Surveys\u00a034(2), 171\u2013210 (2002)","journal-title":"ACM Computing Surveys"},{"unstructured":"http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds003.pdf","key":"67_CR2"},{"unstructured":"http:\/\/www.altera.com\/products\/software\/sfw-index.jsp","key":"67_CR3"},{"key":"67_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field Programmable Logic and Applications","author":"V. Betz","year":"1997","unstructured":"Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol.\u00a01304, pp. 213\u2013222. Springer, Heidelberg (1997)"},{"unstructured":"UCLA","key":"67_CR5"},{"unstructured":"http:\/\/www.mentor.com\/leonardospectrum\/datasheet.pdf","key":"67_CR6"},{"unstructured":"http:\/\/www.eecg.toronto.edu\/~jayar\/software\/edif2blif\/edif2blif.html","key":"67_CR7"},{"unstructured":"Sentovich, M., Singh, K.J., Lavagno, L., et al.: SIS: A System for Sequential Circuit Synthesis. UCB\/ERL M92\/41 (1992)","key":"67_CR8"},{"doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: Cluster-Based Logic Blocks for FPGAs: Area-Efficiency vs. Input Sharing and Size. In: IEEE Custom Integrated Circuits Conference, Santa Clara, CA, 551-554 (1997)","key":"67_CR9","DOI":"10.1109\/CICC.1997.606687"},{"doi-asserted-by":"crossref","unstructured":"Ahmed, E., Rose, J.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. In: FPGA 2000, pp. 3-12 (2000)","key":"67_CR10","DOI":"10.1145\/329166.329171"},{"unstructured":"Poon, K.K.W.: Power Estimation for Field-Programmable Gate Arrays. Master of Applied Science Dissertation, University of British Columbia (2002)","key":"67_CR11"},{"doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: Effect of the Prefabricated Routing Track Distribution on FPGA Area-Efficiency. IEEE Transactions on VLSI Systems, 445\u2014456 (1998)","key":"67_CR12","DOI":"10.1109\/92.711315"},{"doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density. In: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, pp. 59\u201368 (1999)","key":"67_CR13","DOI":"10.1145\/296399.296428"},{"unstructured":"MCNC benchmarks","key":"67_CR14"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_67","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T07:34:39Z","timestamp":1740296079000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_67"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_67","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}