{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T08:40:02Z","timestamp":1740300002195,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_68","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"617-627","source":"Crossref","is-referenced-by-count":0,"title":["Bit-Level Allocation for Low Power in Behavioural High-Level Synthesis"],"prefix":"10.1007","author":[{"given":"Mar\u00eda C.","family":"Molina","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafael Ruiz","family":"Sautua","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 M.","family":"Mend\u00edas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rom\u00e1n","family":"Hermida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"68_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2325-3","volume-title":"Low Power Digital CMOS Design","author":"A. Chandrakasau","year":"1995","unstructured":"Chandrakasau, A., Brodersen, R.: Low Power Digital CMOS Design. Kluwer Academic Publishers, Dordrecht (1995)"},{"key":"68_CR2","doi-asserted-by":"crossref","unstructured":"Ercegovac, M., Kirovski, D., Potkonjak, M.: Low-power behavioural synthesis optimization using multiple precision arithmetic. In: Proceedings of DAC (1999)","DOI":"10.1145\/309847.310000"},{"key":"68_CR3","doi-asserted-by":"crossref","unstructured":"Liu, J., Chou, P.H., Bagherzadeh, N., Kurdahi, F.: Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded systems. In: Proceedings of DAC (2001)","DOI":"10.1145\/378239.379076"},{"key":"68_CR4","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Hu, X.S., Chen, D.Z.: Task Scheduling and Voltage Selection for Energy Minimization. In: Proceedings of DAC (2002)","DOI":"10.1145\/513918.513966"},{"key":"68_CR5","doi-asserted-by":"crossref","unstructured":"Benini, L., Bogliolo, A., De Micheli, C.: A survey of design techniques for system-level dynamic power management. IEEE Transactions on VLSI systems (June 2000)","DOI":"10.1109\/LPD.1999.750384"},{"key":"68_CR6","doi-asserted-by":"crossref","unstructured":"Mussoll, E., Cortadella, J.: High-level synthesis techniques for reducing the activity of functional units. In: Proceedings of ISSS, pp. 99\u2013104 (1999)","DOI":"10.1145\/224081.224099"},{"key":"68_CR7","doi-asserted-by":"crossref","unstructured":"Kim, D., Choi, K.: Power conscious high level synthesis using loop folding. In: Proceedings of DAC, pp. 441\u2013445 (1997)","DOI":"10.1145\/266021.266194"},{"key":"68_CR8","doi-asserted-by":"crossref","unstructured":"Shin, D., Choi, K.: Lower power high level synthesis by increasing data correlation. In: Proceedings of ISLPED, pp. 441\u2013445 (1997)","DOI":"10.1145\/263272.263284"},{"key":"68_CR9","unstructured":"Gailhard, S., Sentieys, O., Julien, N., Martin, E.: Area\/Time\/Power Space Exploration in Module Selection for DSP High Level Synthesis. In: Proceedings of PATMOS (1997)"},{"key":"68_CR10","doi-asserted-by":"crossref","unstructured":"Choi, J., Jeon, J., Choi, K.: Power Minimization of Functional Units by Partially Guarded Computation. In: Proceedings of ISLPED, pp. 131\u2013136 (2000)","DOI":"10.1145\/344166.344549"},{"key":"68_CR11","doi-asserted-by":"crossref","unstructured":"Molina, M.C., Mend\u00edas, J.M., Hermida, R.: Multiple-Precision Circuits Allocation Independent of Data-Objects Length. In: Proceedings of DATE (2002)","DOI":"10.1145\/513918.514073"},{"key":"68_CR12","doi-asserted-by":"crossref","unstructured":"Molina, M.C., Mend\u00edas, J.M., Hermida, R.: Bit-level Scheduling of Heterogeneous Behavioural Specifications. In: Proceedings of ICCAD (2002)","DOI":"10.1145\/774572.774661"},{"key":"68_CR13","unstructured":"Molina, M.C., Mend\u00edas, J.M., Hermida, R.: High-Level Allocation to Minimize Internal Hardware Wastage. In: Proceedings of DATE (2003)"},{"key":"68_CR14","unstructured":"Katkoori, S., Vemuri, R.: Architectural Power Estimation Based On Behavior Level Profiling. Journal on VLSI Design, Special Issue on Low Power (1996)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_68","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,23]],"date-time":"2025-02-23T07:34:28Z","timestamp":1740296068000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_68"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_68","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}