{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:14:55Z","timestamp":1725560095445},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540200741"},{"type":"electronic","value":"9783540397625"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39762-5_8","type":"book-chapter","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T23:08:02Z","timestamp":1279840082000},"page":"60-69","source":"Crossref","is-referenced-by-count":0,"title":["CMOS Gate Sizing under Delay Constraint"],"prefix":"10.1007","author":[{"given":"A.","family":"Verle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"X.","family":"Michel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Az\u00e9mard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Auvergne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2","key":"8_CR1","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/4.1000","volume":"23","author":"J.M. Shyu","year":"1988","unstructured":"Shyu, J.M., Sangiovanni-Vincentelli, A., Fishburn, J., Dunlop, A.: Optimization-based transistor sizing. IEEE J. Solid State Circuits\u00a023(2), 40\u2013109 (1988)","journal-title":"IEEE J. Solid State Circuits"},{"key":"8_CR2","unstructured":"Fishburn, J., Dunlop, A.: TILOS: a posynomial programming approach to transistor sizing. In: Proc. Design Automation Conf., pp. 326\u2013328 (1985)"},{"issue":"4","key":"8_CR3","doi-asserted-by":"publisher","first-page":"773","DOI":"10.1109\/JSSC.1982.1051810","volume":"SC17","author":"C. Mead","year":"1982","unstructured":"Mead, C., Rem, M.: Minimum propagation delays in VLSI. IEEE J. Solid State Circuits\u00a0SC17(4), 773\u2013775 (1982)","journal-title":"IEEE J. Solid State Circuits"},{"key":"8_CR4","volume-title":"Logical Effort: Designing Fast CMOS Circuits","author":"I. Sutherland","year":"1999","unstructured":"Sutherland, I., Sproull, B., Harris, D.: Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publishers, Inc., San Francisco (1999)"},{"key":"8_CR5","doi-asserted-by":"publisher","first-page":"646","DOI":"10.1109\/4.293109","volume":"29","author":"K.O. Jeppson","year":"1994","unstructured":"Jeppson, K.O.: Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay. IEEE J. Solid State Circuits\u00a029, 646\u2013654 (1994)","journal-title":"IEEE J. Solid State Circuits"},{"key":"8_CR6","unstructured":"Chakraborty, S., Murgai, R.: Lay-out driven timing optimization by generalized DeMorgan transform. In: IWLS 2001, pp. 53\u201359 (2001)"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Ketkar, M., Kasamsetty, K., Sapatnekar, S.: Convex delay models for transistor sizing. In: Proc. of the 2000 Design Automation Conf., pp. 655\u2013660 (2000)","DOI":"10.1145\/337292.337607"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Grodstein, J., Lehman, E., Harhness, H., Grundmann, B., Wanatabe, Y.: A delay model for logic synthesis of continuously-sized networks. In: ICCAD 1995 (Novemeber 1995)","DOI":"10.1109\/ICCAD.1995.480156"},{"key":"8_CR9","volume-title":"Sensitivity and Optimization","author":"R.K. Brayton","year":"1980","unstructured":"Brayton, R.K., Spence, R.: Sensitivity and Optimization. Elsevier, Amsterdam (1980)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39762-5_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,17]],"date-time":"2019-03-17T07:44:00Z","timestamp":1552808640000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39762-5_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540200741","9783540397625"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39762-5_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}