{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T01:12:12Z","timestamp":1773277932593,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540201229","type":"print"},{"value":"9783540398646","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39864-6_24","type":"book-chapter","created":{"date-parts":[[2011,1,6]],"date-time":"2011-01-06T20:42:19Z","timestamp":1294346539000},"page":"290-304","source":"Crossref","is-referenced-by-count":1,"title":["Variable Radix Page Table: A Page Table for Modern Architectures"],"prefix":"10.1007","author":[{"given":"Cristan","family":"Szmajda","sequence":"first","affiliation":[]},{"given":"Gernot","family":"Heiser","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"24_CR1","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/214451.214455","volume":"3","author":"D.W. Clark","year":"1985","unstructured":"Clark, D.W., Emer, J.S.: Performance of the VAX-11\/780 translation buffer: Simulation and measurement. ACM Trans. Comp. Syst.\u00a03, 31\u201362 (1985)","journal-title":"ACM Trans. Comp. Syst."},{"key":"24_CR2","first-page":"39","volume-title":"Proc. 20th ISCA","author":"J. Huck","year":"1993","unstructured":"Huck, J., Hays, J.: Architectural support for translation table management in large address space machines. In: Proc. 20th ISCA, pp. 39\u201350. ACM, New York (1993)"},{"key":"24_CR3","first-page":"176","volume-title":"Proc. 22nd ISCA, Santa Margherita Ligure","author":"T.H. Romer","year":"1995","unstructured":"Romer, T.H., Ohllrich, W.H., Karlin, A.R., Bershad, B.N.: Reducing TLB and memory overhead using online superpage promotion. In: Proc. 22nd ISCA, Santa Margherita Ligure, Itay, pp. 176\u2013187. ACM, New York (1995)"},{"key":"24_CR4","unstructured":"Subramanian, I., Mather, C., Peterson, K., Raghunath, B.: Implementation of multiple pagesize support in HP-UX. In: Proc. 1998 USENIX Techn. Conf., New Orleans, USA (1998)"},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"Navarro, J., Iyer, S., Druschel, P., Cox, A.: Practical, transparent operating system support for superpages. In: Proc. 5th USENIX OSDI, Boston, MA, USA (2002)","DOI":"10.1145\/1060289.1060299"},{"key":"24_CR6","doi-asserted-by":"crossref","unstructured":"Kandiraju, G.B., Sivasubramaniam, A.: Going the distance for TLB prefetching: An application-driven study. In: Proc. 29th ISCA, Anchorage, USA (2002)","DOI":"10.1145\/545214.545237"},{"key":"24_CR7","unstructured":"Ganapathy, N., Schimmel, C.: General purpose operating system support for multiple page sizes. In: Proc. 1998 USENIX Techn. Conf., New Orleans, USA (1998)"},{"key":"24_CR8","first-page":"204","volume-title":"Proc. 25th ISCA","author":"M. Swanson","year":"1998","unstructured":"Swanson, M., Stoller, L., Carter, J.: Increasing TLB reach using superpages backed by shadow memory. In: Proc. 25th ISCA, pp. 204\u2013213. ACM, New York (1998)"},{"key":"24_CR9","unstructured":"Chapman, M., Wienand, I., Heiser, G.: Itanium page tables and TLB. Technical Report UNSW-CSE-TR-0307, School Comp. Sci. & Engin., University NSW, Sydney 2052, Australia (2003)"},{"key":"24_CR10","series-title":"Lecture Notes in Computer Science","volume-title":"Advances in Computer Systems Architecture","author":"A. Wiggins","year":"2003","unstructured":"Wiggins, A., Tuch, H., Uhlig, V., Heiser, G.: Implementation of fast address space switching and TLB sharing on the StrongARM processor. In: Omondi, A.R., Sedukhin, S.G. (eds.) ACSAC 2003. LNCS, vol.\u00a02823, Springer, Heidelberg (2003)"},{"key":"24_CR11","unstructured":"Khalidi, Y.A., Talluri, M.: Improving the address translation performance of widely shared pages. Technical Report TR-95-38, Sun Microsystems Laboratories, Mountain View CA (1995)"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Talluri, M., Hill, M.D., Khalid, Y.A.: A new page table for 64-bit address spaces. In: Proc. 15th ACM SOSP, Copper Mountain Resort, Co, USA, pp. 184\u2013200 (1995)","DOI":"10.1145\/224057.224071"},{"key":"24_CR13","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1145\/321479.321481","volume":"15","author":"D.R. Morrison","year":"1968","unstructured":"Morrison, D.R.: Patricia: Practical algorithm to retrieve information coded in alphanumeric. Journal of the ACM\u00a015, 514\u2013534 (1968)","journal-title":"Journal of the ACM"},{"key":"24_CR14","doi-asserted-by":"crossref","unstructured":"Liedtke, J.: Improving IPC by kernel design. In: Proc. 14th ACM SOSP, Asheville, NC, USA, pp. 175\u2013188 (1993)","DOI":"10.1145\/168619.168633"},{"key":"24_CR15","unstructured":"Elphinstone, K.: Virtual Memory in a 64-bit Microkernel. PhD thesis, School Comp. Sci. & Engin., University NSW, Sydney 2052, Australia (1999), http:\/\/www.cse.unsw.edu.au\/~disy\/papers"},{"key":"24_CR16","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1016\/0020-0190(93)90068-K","volume":"46","author":"A. Andersson","year":"1993","unstructured":"Andersson, A., Nilsson, S.: Improved behavior of tries by adaptive branching. Information Processing Letters\u00a046, 295\u2013300 (1993)","journal-title":"Information Processing Letters"},{"key":"24_CR17","unstructured":"Nilsson, S., Tikkanen, M.: Implementing a dynamic compressed trie. In: Mehlhorn, K. (ed.) 2nd WS. Alorithmic Engin. (1998), http:\/\/www.nada.kth.se\/~snilsson\/public\/papers\/dyntrie"},{"key":"24_CR18","unstructured":"Corbet, J.: Kernel development. Linux Weekly News (2002), http:\/\/lwn.net\/2002\/0207\/kernel.php3"},{"key":"24_CR19","unstructured":"Dillon, M.: Design elements of the FreeBSD VM system. Daemon News (2000), http:\/\/www.daemonnews.org\/200001\/freebsd_vm.html."},{"key":"24_CR20","volume-title":"Proc. 19th ISCA","author":"J.B. Chen","year":"1992","unstructured":"Chen, J.B., Borg, A., Jouppi, N.P.: A simulation based study of TLB performance. In: Proc. 19th ISCA, ACM Press, New York (1992)"},{"key":"24_CR21","unstructured":"Elphinstone, K., Heiser, G., Liedtke, J.: L4 Reference Manual: MIPS R4x00. School Comp. Sci. & Engin., University NSW, Sydney 2052, Australia (1997) UNSW-CSE-TR-9709"},{"key":"24_CR22","doi-asserted-by":"crossref","unstructured":"Liedtke, J., Elphinstone, K.: Guarded page tables on MIPS R4600 or an exercise in architecture-dependent micro optimization. Technical Report UNSW-CSETR- 9503, School Comp. Sci. & Engin., University NSW, Sydney 2052, Australia (1995)","DOI":"10.1145\/218646.218647"},{"key":"24_CR23","unstructured":"Bala, K., Kaashoek, M.F., Weihl, W.E.: Software prefetching and caching for translation lookaside buffers. In: Proc. 1st USENIX OSDI, Monterey, CA, USA, USENIX\/ACM\/IEEE, pp. 243\u2013253 (1994)"},{"key":"24_CR24","doi-asserted-by":"crossref","unstructured":"Talluri, M., Hill, M.D.: Surpassing the TLB performance of superpages with less operating system support. In: Proc. 6th ASPLOS, pp. 171\u2013182 (1994)","DOI":"10.1145\/195473.195531"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39864-6_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T13:01:22Z","timestamp":1559912482000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39864-6_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540201229","9783540398646"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39864-6_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003]]}}}