{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:11:47Z","timestamp":1725574307785},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540201229"},{"type":"electronic","value":"9783540398646"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39864-6_3","type":"book-chapter","created":{"date-parts":[[2011,1,6]],"date-time":"2011-01-06T20:42:19Z","timestamp":1294346539000},"page":"14-20","source":"Crossref","is-referenced-by-count":0,"title":["Designing Ultra-large Instruction Issue Windows"],"prefix":"10.1007","author":[{"given":"Doug","family":"Burger","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, V., Hrishikesh, M.S., Keckler, S.W., Burger, D.: Clock rate versus IPC: The end of the road for conventional microarchitectures. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, June 2000, pp. 248\u2013259 (2000)","DOI":"10.1145\/339647.339691"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Austin, T.M., Sohi, G.S.: Dynamic dependency analysis of ordinary programs. In: Nineteenth International Symposium on Computer Architecture, Gold Coast, Australia, pp. 342\u2013351. ACM and IEEE Computer Society (1992)","DOI":"10.1145\/139669.140395"},{"key":"3_CR3","unstructured":"Choi, Y., Knies, A., Gerke, L., Ngai, T.-F.: The impact of if-conversion and branch prediction on program execution on the intel itanium processor. In: Proceedings of the 34th International Symposium on Microarchitecture, December 2001, pp. 182\u2013191 (2001)"},{"key":"3_CR4","unstructured":"Desikan, R., Sethumadhavan, S., Nagarajan, R., Burger, D., Keckler, S.L.: Lightweight distributed selective re-execution and its implications for value speculation. In: Proceedings of the First Value Speculation Workshop, Associated with ISCA-30 (June 2003)"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Ernst, D., Austin, T.: Efficient dynamic scheduling through tag elimination. In: Proceedings of the 29th International Symposium on Computer Architecture (May 2002)","DOI":"10.1109\/ISCA.2002.1003560"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Hrishikesh, M., Jouppi, N., Farkas, K., Burger, D., Keckler, S., Shivakumar, P.: The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In: Proceedings of the 29th International Symposium on Computer Architecture, May 2002, pp. 14\u201324 (2002)","DOI":"10.1109\/ISCA.2002.1003558"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Jimenez, D., Lin, C.: Dynamic branch prediction with perceptrons. In: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, January 2001, pp. 197\u2013206 (2001)","DOI":"10.1109\/HPCA.2001.903263"},{"key":"3_CR8","unstructured":"Karkhanis, T., Smith, J.: A day in the life of a cache miss. In: Proceedings of the 2nd Annual Workshop on Memory Performance Issues, WMPI 2002 (2002)"},{"issue":"2","key":"3_CR9","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/40.755465","volume":"19","author":"R. Kessler","year":"1999","unstructured":"Kessler, R.: The alpha 21264 microprocessor. IEEE Micro\u00a019(2), 24\u201336 (1999)","journal-title":"IEEE Micro"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Kim, H., Smith, J.: An instruction set and microarchitecture for instruction level distributed processing. In: Proceedings of the 29th International Symposium on Computer Architecture, pp. 71\u201381 (2002)","DOI":"10.1145\/545214.545224"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Lebeck, A.R., Koppanalil, J., Li, T., Patwardhan, J., Rotenberg, E.: A large, fast instruction window for tolerating cache misses. In: Proceedings of the 29th International Symposium on Computer Architecture (May 2002)","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Nagarajan, R., Sankaralingam, K., Burger, D., Keckler, S.W.: A design space evaluation of grid processor architectures. In: Proceedings of the 34th Annual International Symposium on Microarchitecture, December 2001, pp. 40\u201351 (2001), Submited by: Ramadass Nagarajan","DOI":"10.1109\/MICRO.2001.991104"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Raasch, S.E., Binkert, N.L., Reinhardt, S.K.: A scalable instruction queue design using dependence chains. In: Proceedings of the 29th International Symposium on Computer Architecture, May 2002, pp. 318\u2013329 (2002)","DOI":"10.1109\/ISCA.2002.1003589"},{"key":"3_CR14","unstructured":"Ranganathan, N., Nagarajan, R., Burger, D., Keckler, S.: Combining hyperblocks and exit prediction to increase front-end bandwidth and performance. Technical Report TR2002-41, Department of Computer Sciences, The University of Texas at Austin, Austin, TX (September 2002)"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Reinman, G., Calder, B., Austin, T.: A scalable front-end architecture for fast instruction delivery. In: Proceedings of the 26th International Symposium on Computer Architecture (June 1999)","DOI":"10.1109\/ISCA.1999.765954"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Rotenberg, E., Bennett, S., Smith, J.: Trace cache: a low latency approach to high bandwidth instruction fetching. In: Proceedings of the 29th Annual International Symposium on Microarchitecture. ACM, New York (1996), Submited by: simha","DOI":"10.1109\/MICRO.1996.566447"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S., Moore, C.: Exploiting ilp, tlp, and dlp with the polymorphous trips architecture. In: Proceedings of the 30th Annual International Symposium on Computer Architecture (May 2003)","DOI":"10.1145\/859618.859667"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Seznec, A., Felix, S., Krishnan, V., Sazeides, Y.: Design tradeoffs for the alpha ev8 conditional branch predictor. In: Proceedings of the 29th International Symposium on Computer Architecture (June 2002)","DOI":"10.1109\/ISCA.2002.1003587"},{"issue":"3","key":"3_CR19","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1109\/12.48865","volume":"39","author":"G.S. Sohi","year":"1990","unstructured":"Sohi, G.S.: Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers. IEEE Trans. Comput.\u00a039(3), 349\u2013359 (1990)","journal-title":"IEEE Trans. Comput."},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Subbarao Palacharla, J.S., Jouppi, N.: Complexity-effective superscalar processors. In: Proceedings of the 24th International Symposium on Computer Architecture (1997) Submited by: Hrishi","DOI":"10.1145\/264107.264201"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39864-6_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T13:01:29Z","timestamp":1559912489000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39864-6_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540201229","9783540398646"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39864-6_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}