{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:11:47Z","timestamp":1725574307699},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540201229"},{"type":"electronic","value":"9783540398646"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-39864-6_7","type":"book-chapter","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T01:42:19Z","timestamp":1294364539000},"page":"69-85","source":"Crossref","is-referenced-by-count":3,"title":["Reconfigurable Logic: A Saviour for Experimental Computer Architecture Research"],"prefix":"10.1007","author":[{"given":"John","family":"Morris","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"7_CR1","unstructured":"Xilinx Inc.: Virtex-II Platform FPGAs (2002), http:\/\/www.xilinx.com"},{"key":"7_CR2","unstructured":"Xilinx, Inc.: XC4000 data book. Xilinx, Inc. (1997)"},{"key":"7_CR3","unstructured":"Altera Corp.: APEX 20K Programmable Logic Device Family Data Sheet (2001), http:\/\/www.altera.com\/literature\/lit-apx.html"},{"key":"7_CR4","unstructured":"QuickLogic Corp.: QuickLogic: Beyond Programmable Logic (2001)"},{"key":"7_CR5","unstructured":"Lucent Technologies: ORCA Series 2 Field-Programmable Gate Arrays (1999)"},{"key":"7_CR6","unstructured":"Xilinx, Inc.: Virtex-II 1.5V Platform FPGA Family (2001), http:\/\/www.xilinx.com\/partinfo\/ds013-2.pdf"},{"key":"7_CR7","unstructured":"Guccione, S.: List of FPGA-based computing machines (1999), www.io.com\/~guccione\/HW_list.html"},{"key":"7_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39864-6_29","volume-title":"Advances in Computer Systems Architecture","author":"S. Tham","year":"2003","unstructured":"Tham, S., Morris, J.: Performance of the achilles router. In: Omondi, A.R., Sedukhin, S.G. (eds.) ACSAC 2003. LNCS, vol.\u00a02823, Springer, Heidelberg (2003)"},{"key":"7_CR9","unstructured":"Tham, C.K.: Achilles: A high bandwidth, low latency, low overhead network interconnect for high performance parallel processing using a network of workstations. PhD thesis, The University of Western Australia (2003)"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Tsu, W., Macy, K., Joshi, A., Huang, R., Walker, N., Tung, T., Rowhani, O., George, V., Wawrzynek, J., DeHon, A.: HSRA: High-speed, hierarchical synchronous reconfigurable array. In: Intl. Symp on Field Programmable Gate Arrays (FPGA 1999), pp. 125\u2013134. ACM\/SIGDA, NY, ACM Press (1999)","DOI":"10.1145\/296399.296442"},{"key":"7_CR11","unstructured":"Morris, J., Bundell, G., Tham, S.: A scalable reconfigurable processor. In: Fifth Australasian Computer Architecture Conference ACAC 2000 (2000)"},{"key":"7_CR12","unstructured":"Schneier, B., Kelsey, J., Whiting, D., Wagner, D., Ferguson, N.: Comments on Twofish as an AES candidate. In: NIST (ed.) The Third Advanced Encryption Standard Candidate Conference, New York, NY, USA, Gaithersburg, MD, USA, National Institute for Standards and Technology, April 13-14, pp. 355\u2013356 (2000)"},{"key":"7_CR13","unstructured":"Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists. In: NIST (ed.) The Third Advanced Encryption Standard Candidate Conference, Gaithersburg, MD, NIST, pp. 13\u201327 (2000)"},{"key":"7_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1007\/3-540-45353-9_8","volume-title":"Topics in Cryptology - CT-RSA 2001","author":"K. Gaj","year":"2001","unstructured":"Gaj, K., Chodowiec, P.: Fast implementation and fair comparison of the final candidates for advanced encryption standard using field programmable gate arrays. In: Naccache, D. (ed.) CT-RSA 2001. LNCS, vol.\u00a02020, p. 84. Springer, Heidelberg (2001)"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Huang, W.J., Saxena, N., McCluskey, E.J.: A reliable lz data compressor on reconfigurable coprocessors. In: IEEE Symposium on Field-Programmable Custom Computing Machines (2000)","DOI":"10.1109\/FPGA.2000.903412"},{"key":"7_CR16","volume-title":"Splash 2: FPGAs in a custom computing machine","author":"D.T. Hoang","year":"1996","unstructured":"Hoang, D.T.: Searching genetic databases on splash 2. In: Arnold, D., Buell, J.A., Kleinfelder, W. (eds.) Splash 2: FPGAs in a custom computing machine, Los Alamitos, IEEE Computer Society Press, Los Alamitos (1996)"},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Gunther, B., Milne, G., Narasimhan, L.: Assessing document relevance with runtime reconfigurable machines. In: Arnold, J., Pocek, K.L. (eds.) IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, pp. 10\u201317 (1996)","DOI":"10.1109\/FPGA.1996.564737"},{"key":"7_CR18","doi-asserted-by":"crossref","unstructured":"Milne, G.J.: Reconfigurable custom computing as a supercomputer replacement. In: Proc. 4th International Conference on High-Performance Computing (1997)","DOI":"10.1109\/HIPC.1997.634501"},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"DeHon, A.: DPGA utilization and application. In: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, pp. 115\u2013121 (1996)","DOI":"10.1109\/FPGA.1996.242438"},{"key":"7_CR20","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"T.J. Callahan","year":"2000","unstructured":"Callahan, T.J., Hauser, J.R., Wawrzynek, J.: The Garp architecture and C compiler. Computer\u00a033, 62\u201369 (2000)","journal-title":"Computer"},{"key":"7_CR21","unstructured":"Leclercq, P., Morris, J.: Robustness to noise of stereo algorithms. In: Ferretti, M. (ed.) Proc ICIAP 2003 (2003)"},{"key":"7_CR22","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/A:1014573219977","volume":"47","author":"D. Scharstein","year":"2002","unstructured":"Scharstein, D., Szeliski, R.: A taxonomy and evaluation of dense two-frame stereo correspondence algorithms. Intl. Jnl. of Computer Vision\u00a047, 7\u201342 (2002)","journal-title":"Intl. Jnl. of Computer Vision"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-39864-6_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T17:01:38Z","timestamp":1559926898000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-39864-6_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540201229","9783540398646"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-39864-6_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}