{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:29:09Z","timestamp":1740547749651,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540205340"},{"type":"electronic","value":"9783540400127"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-40012-7_33","type":"book-chapter","created":{"date-parts":[[2010,9,5]],"date-time":"2010-09-05T23:03:41Z","timestamp":1283727821000},"page":"400-409","source":"Crossref","is-referenced-by-count":0,"title":["Energy-Scalable Motion Estimation for Low-Power Multimedia Applications"],"prefix":"10.1007","author":[{"given":"Seongsoo","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Rabaey, J.: Low-Power Silicon Architectures for Wireless Communication, Asia and South Pacific Design Automation Conference, pp. 379\u2013380 (2000)","key":"33_CR1","DOI":"10.1145\/368434.368691"},{"key":"33_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2325-3","volume-title":"Low Power Digital CMOS Design","author":"A. Chandrakasan","year":"1995","unstructured":"Chandrakasan, A., Brodersen, R.: Low Power Digital CMOS Design. Kluwer Academic Publishers, Dordrecht (1995)"},{"key":"33_CR3","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1990","unstructured":"Sakurai, T., Newton, A.: Alpha-Power Law MOSFET Model and Its Application to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid State Circuits\u00a025, 584\u2013594 (1990)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"33_CR4","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A., Sheng, S., Brodersen, R.: Low-Power CMOS Digital Design. IEEE Journal of Solid State Circuits\u00a027, 473\u2013484 (1992)","journal-title":"IEEE Journal of Solid State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Ishihara, T., Yasuura, H.: Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In: IEEE International Symposium on Low Power Electronics and Design, pp. 197\u2013202 (1998)","key":"33_CR5","DOI":"10.1145\/280756.280894"},{"doi-asserted-by":"crossref","unstructured":"Yao, F., Demers, A., Shenker, S.: A Scheduling Model for Reduced CPU Energy. In: IEEE Annual Foundations of Computer Science, pp. 374\u2013382 (1995)","key":"33_CR6","DOI":"10.1109\/SFCS.1995.492493"},{"key":"33_CR7","doi-asserted-by":"publisher","first-page":"1702","DOI":"10.1109\/43.811318","volume":"18","author":"I. Hong","year":"1999","unstructured":"Hong, I., Kirovski, D., Qu, G., Potkonjak, M., Srivastava, M.: Power Optimization of Variable-Voltage Core-Based Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a018, 1702\u20131714 (1999)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Shin, Y., Choi, K.: Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems. In: Design Automation Conference, pp. 134\u2013139 (1999)","key":"33_CR8","DOI":"10.1145\/309847.309901"},{"doi-asserted-by":"crossref","unstructured":"Lee, S., Sakurai, T.: Run-Time Voltage Hopping for Low-Power Real-Time Systems. In: Design Automation Conference, pp. 806\u2013809 (2000)","key":"33_CR9","DOI":"10.1145\/337292.337785"},{"unstructured":"ISO\/IEC JTC1\/SC29\/WG11 14496-2: Coding of Audiovisual Object: Visual (1998)","key":"33_CR10"},{"unstructured":"Koga, T., Ilnuma, K., Hirano, K., Iijima, Y., Ishiguro, T.: Motion Compensated Interframe Coding for Video conferencing. In: National Telecommunication Conference, G.5.3.1- 5.3.5 (1981)","key":"33_CR11"},{"key":"33_CR12","doi-asserted-by":"publisher","first-page":"88","DOI":"10.1109\/76.276175","volume":"4","author":"H. Jong","year":"1994","unstructured":"Jong, H., Chen, L., Chiueh, T.: Accuracy Improvement and Cost Reduction of 3-Step Search Block Matching Algorithm for Video Coding. IEEE Transactions on Circuits and Systems for Video Technology\u00a04, 88\u201390 (1994)","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"33_CR13","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1145\/321738.321743","volume":"20","author":"C. Liu","year":"1973","unstructured":"Liu, C., Layland, J.: Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment. Journal of ACM\u00a020, 46\u201361 (1973)","journal-title":"Journal of ACM"},{"doi-asserted-by":"crossref","unstructured":"Lim, S., Bae, Y., Jang, G., Rhee, B., Min, S., Park, C., Shin, H., Park, K., Kim, C.: An Accurate Worst Case Timing Analysis for RISC Processors. In: Real-Time Systems Symposium, pp. 97\u2013108 (1994)","key":"33_CR14","DOI":"10.1109\/REAL.1994.342726"}],"container-title":["Lecture Notes in Computer Science","Interactive Multimedia on Next Generation Networks"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-40012-7_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T15:52:07Z","timestamp":1740498727000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-40012-7_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540205340","9783540400127"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-40012-7_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}