{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:05:08Z","timestamp":1725573908930},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540216711"},{"type":"electronic","value":"9783540409038"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-40903-8_17","type":"book-chapter","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T15:37:38Z","timestamp":1294414658000},"page":"204-218","source":"Crossref","is-referenced-by-count":7,"title":["On Timing Analysis of Combinational Circuits"],"prefix":"10.1007","author":[{"given":"Ramzi Ben","family":"Salah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marius","family":"Bozga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oded","family":"Maler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1007\/3-540-48683-6_3","volume-title":"Computer Aided Verification","author":"R. Alur","year":"1999","unstructured":"Alur, R.: Timed Automata. In: Halbwachs, N., Peled, D.A. (eds.) CAV 1999. LNCS, vol.\u00a01633, pp. 8\u201322. Springer, Heidelberg (1999)"},{"key":"17_CR2","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1016\/0304-3975(94)90010-8","volume":"126","author":"R. Alur","year":"1994","unstructured":"Alur, R., Dill, D.L.: A Theory of Timed Automata. Theoretical Computer Science\u00a0126, 183\u2013235 (1994)","journal-title":"Theoretical Computer Science"},{"key":"17_CR3","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1006\/inco.1995.1059","volume":"118","author":"R. Alur","year":"1995","unstructured":"Alur, R., Itai, A., Kurshan, R.P., Yanakakis, M.: Timing Verification by Successive Approximation. Information and Computation\u00a0118, 142\u2013157 (1995)","journal-title":"Information and Computation"},{"key":"17_CR4","first-page":"52","volume-title":"Proc. RTSS 1996","author":"F. Balarin","year":"1996","unstructured":"Balarin, F.: Approximate Reachability Analysis of Timed Automata. In: Proc. RTSS 1996, pp. 52\u201361. IEEE, Los Alamitos (1996)"},{"key":"17_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1007\/3-540-45657-0_26","volume-title":"Computer Aided Verification","author":"M. Bozga","year":"2002","unstructured":"Bozga, M., Graf, S., Mounier, L.: IF-2.0: A Validation Environment for Component-Based Real-Time Systems. In: Brinksma, E., Larsen, K.G. (eds.) CAV 2002. LNCS, vol.\u00a02404, p. 343. Springer, Heidelberg (2002)"},{"key":"17_CR6","series-title":"Lecture Notes in Computer Science","volume-title":"Automatic Verification Methods for Finite State Systems","author":"D. Dill","year":"1990","unstructured":"Dill, D.: Timing Assumptions and Verification of Finite-State Concurrent Systems. In: Sifakis, J. (ed.) CAV 1989. LNCS, vol.\u00a0407, Springer, Heidelberg (1990)"},{"key":"17_CR7","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1007\/s100090050012","volume":"1","author":"M. Bozga","year":"1997","unstructured":"Bozga, M., Fernandez, J.-C., Kerbrat, A., Mounier, L.: Protocol Verification with the Aldebaran Toolset. Software Tools for Technology Transfer\u00a01, 166\u2013183 (1997)","journal-title":"Software Tools for Technology Transfer"},{"key":"17_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0028779","volume-title":"Computer Aided Verification","author":"M. Bozga","year":"1998","unstructured":"Bozga, M., Daws, C., Maler, O., Olivero, A., Tripakis, S., Yovine, S.: Kronos: a Model-Checking Tool for Real-Time Systems. In: Y. Vardi, M. (ed.) CAV 1998. LNCS, vol.\u00a01427, Springer, Heidelberg (1998)"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Bozga, M., Jianmin, H., Maler, O., Yovine, S.: Verification of Asynchronous Circuits using Timed Automata. ENTCS, vol.\u00a065 (2002)","DOI":"10.1016\/S1571-0661(04)80468-7"},{"key":"17_CR10","series-title":"Lecture Notes in Computer Science","volume-title":"Automata, Languages and Programming","author":"A. Bouajjani","year":"1991","unstructured":"Bouajjani, A., Fernandez, J.-C., Graf, S., Rodriguez, C., Sifakis, J.: Safety for Branching Time Semantics. In: Leach Albert, J., Monien, B., Rodr\u00edguez-Artalejo, M. (eds.) ICALP 1991. LNCS, vol.\u00a0510, Springer, Heidelberg (1991)"},{"key":"17_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1007\/3-540-63166-6_19","volume-title":"Computer Aided Verification","author":"M. Bozga","year":"1997","unstructured":"Bozga, M., Maler, O., Pnueli, A., Yovine, S.: Some Progress in the Symbolic Verification of Timed Automata. In: Grumberg, O. (ed.) CAV 1997. LNCS, vol.\u00a01254, pp. 179\u2013190. Springer, Heidelberg (1997)"},{"key":"17_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/3-540-48153-2_11","volume-title":"Correct Hardware Design and Verification Methods","author":"M. Bozga","year":"1999","unstructured":"Bozga, M., Maler, O., Tripakis, S.: Efficient Verification of Timed Automata using Dense and Discrete Time Semantics. In: Pierre, L., Kropf, T. (eds.) CHARME 1999. LNCS, vol.\u00a01703, pp. 125\u2013141. Springer, Heidelberg (1999)"},{"key":"17_CR13","volume-title":"Asynchronous Circuits","author":"J.A. Brzozowski","year":"1994","unstructured":"Brzozowski, J.A., Seger, C.-J.H.: Asynchronous Circuits. Springer, Heidelberg (1994)"},{"key":"17_CR14","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1006\/inco.1994.1045","volume":"111","author":"T. Henzinger","year":"1994","unstructured":"Henzinger, T., Nicollin, X., Sifakis, J., Yovine, S.: Symbolic Modelchecking for Real-time Systems. Information and Computation\u00a0111, 193\u2013244 (1994)","journal-title":"Information and Computation"},{"key":"17_CR15","unstructured":"Lewis, H.R.: Finite-state Analysis of Asynchronous Circuits with Bounded Temporal Uncertainty, TR15-89, Harvard University (1989)"},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"Larsen, K.G., Pettersson, P., Yi, W.: UPPAAL in a Nutshell. Software Tools for Technology Transfer\u00a01\/2 (1997)","DOI":"10.1007\/s100090050010"},{"key":"17_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/3-540-60385-9_12","volume-title":"Correct Hardware Design and Verification Methods","author":"O. Maler","year":"1995","unstructured":"Maler, O., Pnueli, A.: Timing Analysis of Asynchronous Circuits using Timed Automata. In: Camurati, P.E., Eveking, H. (eds.) CHARME 1995. LNCS, vol.\u00a0987, pp. 189\u2013205. Springer, Heidelberg (1995)"},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Maler, O., Yovine, S.: Hardware Timing Verification using KRONOS. In: Proc. 7th Israeli Conference on Computer Systems and Software Engineering (1996)","DOI":"10.1109\/ICCSSE.1996.554845"},{"key":"17_CR19","first-page":"2","volume-title":"Proc. Async 2000","author":"M.A. Pena","year":"2000","unstructured":"Pena, M.A., Cortadella, J., Kondratyev, A., Pastor, E.: Formal Verification of Safety Properties in Timed Circuits. In: Proc. Async 2000, pp. 2\u201311. IEEE Press, Los Alamitos (2000)"},{"key":"17_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"546","DOI":"10.1007\/3-540-61604-7_75","volume-title":"CONCUR \u201996: Concurrency Theory","author":"S. Tasiran","year":"1996","unstructured":"Tasiran, S., Alur, R., Kurshan, R.P., Brayton, R.: Verifying Abstractions of Timed Systems. In: Sassone, V., Montanari, U. (eds.) CONCUR 1996. LNCS, vol.\u00a01119, pp. 546\u2013562. Springer, Heidelberg (1996)"},{"key":"17_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1007\/3-540-63166-6_20","volume-title":"Computer Aided Verification","author":"S. Tasiran","year":"1997","unstructured":"Tasiran, S., Brayton, R.K.: STARI: A Case Study in Compositional and Hierarchical Timing Verification. In: Grumberg, O. (ed.) CAV 1997. LNCS, vol.\u00a01254, pp. 191\u2013201. Springer, Heidelberg (1997)"},{"key":"17_CR22","unstructured":"Tasiran, S., Kukimoto, Y., Brayton, R.K.: Computing Delay with Coupling using Timed Automata. In: Proc. TAU 1997 (1997)"},{"key":"17_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1007\/3-540-49519-3_11","volume-title":"Formal Methods in Computer-Aided Design","author":"S. Tasiran","year":"1998","unstructured":"Tasiran, S., Khatri, S.P., Yovine, S., Brayton, R.K., Sangiovanni- Vincentelli, A.: A Timed Automaton-Based Method for Accurate Computation of Circuit Delay in the Presence of Cross-Talk. In: Gopalakrishnan, G.C., Windley, P. (eds.) FMCAD 1998. LNCS, vol.\u00a01522, pp. 149\u2013166. Springer, Heidelberg (1998)"},{"key":"17_CR24","volume-title":"Theories and Experiences for Real-Time System Development","author":"H. Wong-Toi","year":"1994","unstructured":"Wong-Toi, H., Dill, D.L.: Approximations for Verifying Timing Properties. In: Theories and Experiences for Real-Time System Development, World Scientific Publishing, Singapore (1994)"},{"key":"17_CR25","doi-asserted-by":"crossref","unstructured":"Yovine, S.: Kronos: A verification tool for real-time systems. International Journal of Software Tools for Technology Transfer 1 (1997)","DOI":"10.1007\/s100090050009"},{"key":"17_CR26","doi-asserted-by":"crossref","unstructured":"Zheng, H., Mercer, E., Myers, C.: Modular Verification of Timed Circuits using Automatic Abstraction. IEEE Trans. on CAD (2003) (to appear)","DOI":"10.1109\/TCAD.2003.816214"}],"container-title":["Lecture Notes in Computer Science","Formal Modeling and Analysis of Timed Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-40903-8_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T17:43:43Z","timestamp":1559929423000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-40903-8_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540216711","9783540409038"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-40903-8_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}