{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:45:46Z","timestamp":1725558346855},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540406730"},{"type":"electronic","value":"9783540451457"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45145-7_15","type":"book-chapter","created":{"date-parts":[[2010,6,25]],"date-time":"2010-06-25T18:45:11Z","timestamp":1277491511000},"page":"180-184","source":"Crossref","is-referenced-by-count":0,"title":["Process Algebraic Model of Superscalar Processor Programs for Instruction Level Timing Analysis"],"prefix":"10.1007","author":[{"given":"Hee-Jun","family":"Yoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Young","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2\/3","key":"15_CR1","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1023\/A:1008149332687","volume":"18","author":"A. Colin","year":"2000","unstructured":"Colin, A., Puaut, I.: Worst case execution time analysis techenique for a processor with branch prediction. Real-Time Systems\u00a018(2\/3), 249\u2013274 (2000)","journal-title":"Real-Time Systems"},{"key":"15_CR2","unstructured":"Clarke, D.: VERSA: Verification, Execution and Rewrite System For ACSR, Technical Report. University of Pennsylvania (1994)"},{"key":"15_CR3","unstructured":"Lee, I., Brmond-Grgoire, P., Gerber, R.: A Process Algebraic Approach to the Specification and Analysis of Resources-bound Real-time Systems. Technical Report MS-CIS-93-08, Univ. of Pennsylvania (1993). To appear in IEEE Proceedings (1994)"},{"key":"15_CR4","unstructured":"Choi, J.Y., Lee, I., Kang, I.: Timing Analysis of Superscalar Processor Programs Using ACSR. IEEE Real-Time Systems Newsletter 10(1\/2) (1994)"},{"key":"15_CR5","volume-title":"Superscalar Microprocessor Design","author":"M. Johnson","year":"1991","unstructured":"Johnson, M.: Superscalar Microprocessor Design. Prentice-Hall, Englewood Cliffs (1991)"},{"key":"15_CR6","unstructured":"Kim, S.-K., Min, S.L., Ha, R.: Efficient Worst Case Timing Analysis of Data Caching. In: Proceedings of the 1996 IEEE Real-Time Technology and Applications Symposium, pp. 230\u2013240 (1996)"},{"key":"15_CR7","unstructured":"Cook, T., Franzon, P., Harcourt, E., Miller, T.: System-Level Specification of Instruction Sets. In: Proc. of the International Conference on Computer Design (1993)"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45145-7_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T03:12:51Z","timestamp":1558667571000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45145-7_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540406730","9783540451457"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45145-7_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}