{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:46:29Z","timestamp":1740894389488,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540407881"},{"type":"electronic","value":"9783540452096"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45209-6_80","type":"book-chapter","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T21:03:29Z","timestamp":1294434209000},"page":"556-565","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Trace Substitution"],"prefix":"10.1007","author":[{"given":"Hans","family":"Vandierendonck","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans","family":"Logie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"De Bosschere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2004,6,1]]},"reference":[{"key":"80_CR1","doi-asserted-by":"crossref","unstructured":"Rotenberg, E., Bennett, S., Smith, J.E.: Trace cache: A low latency approach to high bandwidth instruction fetching. In: Proceedings of the 29th Conference on Microprogramming and Microarchitecture, December 1996, pp. 24\u201335 (1996)","DOI":"10.1109\/MICRO.1996.566447"},{"key":"80_CR2","doi-asserted-by":"crossref","unstructured":"Patel, S., Evers, M., Patt, Y.: Improving trace cache effectiveness with branch promotion and trace packing. In: Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998, pp. 262\u2013271 (1998)","DOI":"10.1145\/279361.279394"},{"key":"80_CR3","unstructured":"Ram\u00edrez, A., Larriba-Pey, J., Valero, M.: Trace cache redundancy: Red & blue traces. In: Proceedings of the 6th International Symposium on High Performance Computer Architecture (January 2000)"},{"key":"80_CR4","doi-asserted-by":"publisher","first-page":"512","DOI":"10.1007\/3-540-45706-2_69","volume-title":"Euro-Par 2002 Parallel Processing","author":"Hans Vandierendonck","year":"2002","unstructured":"Vandierendonck, H., Ram\u00edrez, A., De Bosschere, K., Valero, M.: A comparative study of redundancy in trace caches. In: EuroPar 2002, August 2002, pp. 512\u2013516 (2002)"},{"key":"80_CR5","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1109\/12.752661","volume":"48","author":"S. Patel","year":"1999","unstructured":"Patel, S., Friendly, D., Patt, Y.: Evaluation of design options for the trace cache fetch mechanism. IEEE Transactions on Computers\u00a048, 193\u2013204 (1999)","journal-title":"IEEE Transactions on Computers"},{"key":"80_CR6","unstructured":"Rotenberg, E., Bennet, S., Smith, J.: Trace cache: A low latency approach to high bandwidth instruction fetching. Tech. Rep. 1310, University of Wisconsin - Madison (April 1996)"},{"key":"80_CR7","doi-asserted-by":"crossref","unstructured":"Yeh, T.-Y., Patt, Y.N.: Alternative implementations of two-level adaptive branch prediction. In: Proceedings of the 19th Annual International Conference on Computer Architecture, May 1992, pp. 124\u2013134 (1992)","DOI":"10.1145\/146628.139709"},{"key":"80_CR8","unstructured":"McFarling, S.: Combining branch predictors. Tech. Rep. WRL-TN36, Western Research Laboratory, 250 University Avenue, Palo Alto, California 94301, June 1993, USA (1993)"},{"key":"80_CR9","unstructured":"Peleg, A., Weiser, U.: Dynamic flow instruction cache memory organized around trace segments independent of virtual address line. U.S. Patent Number 5.381.533 (January 1995)"},{"key":"80_CR10","doi-asserted-by":"crossref","unstructured":"Yeh, T.-Y., Marr, D., Patt, Y.: Increasing the instruction fetch rate via multiple branch prediction and a branch access cache. In: ICS 1993. Proceedings of the 1993 ACM International Conference on Supercomputing, July 1993, pp. 67\u201376 (1993)","DOI":"10.1145\/165939.165956"},{"key":"80_CR11","doi-asserted-by":"crossref","unstructured":"Black, B., Rychlik, B., Shen, J.: The block-based trace cache. In: Proceedings of the 26th Annual International Symposium on Computer Architecture, May 1999, pp. 196\u2013207 (1999)","DOI":"10.1145\/307338.300996"},{"key":"80_CR12","doi-asserted-by":"crossref","unstructured":"Jacobson, Q., Rotenberg, E., Smith, J.: Path-based next trace prediction. In: Proceedings of the 30th Conference on Microprogramming and Microarchitecture, December 1997, pp. 14\u201323 (1997)","DOI":"10.1109\/MICRO.1997.645793"},{"key":"80_CR13","doi-asserted-by":"crossref","unstructured":"Rakvic, R., Black, B., Shen, J.: Completion time multiple branch prediction for enhancing trace cache performance. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, May 2000, pp. 47\u201358 (2000)","DOI":"10.1145\/342001.339654"},{"key":"80_CR14","doi-asserted-by":"crossref","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Branch prediction using selective branch inversion. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, October 1999, pp. 48\u201356 (1999)","DOI":"10.1109\/PACT.1999.807405"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2003 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45209-6_80","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:39:52Z","timestamp":1740839992000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45209-6_80"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540407881","9783540452096"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45209-6_80","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"1 June 2004","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}