{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:47:00Z","timestamp":1740894420385,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540407881"},{"type":"electronic","value":"9783540452096"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45209-6_83","type":"book-chapter","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T21:03:29Z","timestamp":1294434209000},"page":"586-596","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Counteracting Bank Misprediction in Sliced First-Level Caches"],"prefix":"10.1007","author":[{"given":"Enrique F.","family":"Torres","sequence":"first","affiliation":[]},{"given":"Pablo","family":"Iba\u00f1ez","sequence":"additional","affiliation":[]},{"given":"Victor","family":"Vi\u00f1als","sequence":"additional","affiliation":[]},{"given":"Jose Maria","family":"Llaber\u00eda","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2004,6,1]]},"reference":[{"key":"83_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, V., et al.: Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures. In: Proc. of 27th ISCA, pp. 248\u2013259 (2000)","DOI":"10.1145\/342001.339691"},{"key":"83_CR2","doi-asserted-by":"crossref","unstructured":"Borch, E., Tune, E., Manne, S., Emer, J.: Loose Loops Sink Chips. In: Proc. of 8th HPCA, pp. 299\u2013310 (2002)","DOI":"10.1109\/HPCA.2002.995719"},{"issue":"3","key":"83_CR3","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/268806.268810","volume":"25","author":"Doug Burger","year":"1997","unstructured":"Burger, D.C., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. UW Madison Computer Science Technical Report #1342 (1997)","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"4","key":"83_CR4","first-page":"1","volume":"7","author":"B. Case","year":"1993","unstructured":"Case, B.: Intel Reveals Pentium Implementation Details. MPR\u00a07(4), 1\u20139 (1993)","journal-title":"MPR"},{"issue":"7","key":"83_CR5","doi-asserted-by":"publisher","first-page":"709","DOI":"10.1109\/12.936237","volume":"50","author":"S. Cho","year":"2001","unstructured":"Cho, S., Yew, P., Lee, G.: A High-Bandwidth Memory Pipeline for Wide Issue Processors. IEEE Trans. on Computers\u00a050(7), 709\u2013723 (2001)","journal-title":"IEEE Trans. on Computers"},{"issue":"11","key":"83_CR6","doi-asserted-by":"publisher","first-page":"1484","DOI":"10.1109\/12.177318","volume":"41","author":"J. Cortadella","year":"1992","unstructured":"Cortadella, J., Llaber\u00eda, J.M.: Evaluation of A+B=K Conditions without Carry Propagation. IEEE Trans. on Computers\u00a041(11), 1484\u20131488 (1992)","journal-title":"IEEE Trans. on Computers"},{"issue":"2","key":"83_CR7","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/40.372349","volume":"15","author":"J. Edmondson","year":"1995","unstructured":"Edmondson, J., Rubinfeld, P., Rajagopalan, V.: Superscalar Instruction Execution in the 21164 Alpha Microprocessor. IEEE Micro\u00a015(2), 33\u201343 (1995)","journal-title":"IEEE Micro"},{"issue":"5","key":"83_CR8","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1109\/4.668985","volume":"33","author":"J.A. Farrell","year":"1998","unstructured":"Farrell, J.A., Fisher, T.C.: Issue Logic for a 600 Mhz Out-of-Order Execution Microprocessor. IEEE J. of Solid-State Circuits\u00a033(5), 707\u2013712 (1998)","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"83_CR9","unstructured":"Gwennap, L.: IBM Regains Performance Lead with Power2. MPR\u00a07(13) (1993)"},{"key":"83_CR10","unstructured":"Hinton, G., et al.: The Microarchitecture of the Pentium 4 Processor. ITJ Q1 (2001)"},{"key":"83_CR11","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/40.272835","volume":"14","author":"P. Hsu","year":"1994","unstructured":"Hsu, P.: Design of the R8000 Microprocessor. IEEE Micro\u00a014, 23\u201333 (1994)","journal-title":"IEEE Micro"},{"issue":"2","key":"83_CR12","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/40.755465","volume":"19","author":"R. Kessler","year":"1999","unstructured":"Kessler, R.: The Alpha 21264 Microprocessor. IEEE Micro\u00a019(2), 24\u201336 (1999)","journal-title":"IEEE Micro"},{"issue":"2","key":"83_CR13","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1109\/40.592310","volume":"17","author":"A. Kumar","year":"1997","unstructured":"Kumar, A.: The HP PA-8000 RISC CPU. IEEE Micro\u00a017(2), 27\u201332 (1997)","journal-title":"IEEE Micro"},{"key":"83_CR14","doi-asserted-by":"crossref","unstructured":"Matson, M., et al.: Circuit Implementation of a 600MHz Superscalar RISC Microprocessor. In: Proc. of ICCD, pp. 104\u2013110 (1998)","DOI":"10.1109\/ICCD.1998.727030"},{"key":"83_CR15","doi-asserted-by":"crossref","unstructured":"Michaud, P., Seznec, A., Uhlig, R.: Trading Conflict and Capacity Aliasing in Conditional Branch Predictors. In: Proc. of 24th ISCA, pp. 292\u2013303 (1997)","DOI":"10.1145\/384286.264211"},{"key":"83_CR16","doi-asserted-by":"crossref","unstructured":"Morancho, E., LLaber\u00eda, J.M., Oliv\u00e9, A.: Recovery Mechanism for Latency Misprediction. In: Proc. of PACT, pp. 118\u2013128 (2001)","DOI":"10.1109\/PACT.2001.953293"},{"issue":"11","key":"83_CR17","doi-asserted-by":"publisher","first-page":"1448","DOI":"10.1109\/JSSC.2002.803943","volume":"37","author":"S. Naffziger","year":"2002","unstructured":"Naffziger, S., et al.: The implementation of the Itanium 2 Microprocessor. IEEE J. Solid State Circuits\u00a037(11), 1448\u20131460 (2002)","journal-title":"IEEE J. Solid State Circuits"},{"key":"83_CR18","doi-asserted-by":"crossref","unstructured":"Neefs, H., Vandierendonck, H., De Bosschere, K.: A Technique for High Bandwidth and Deterministic Low Latency Load\/Store Accesses to Multiple Cache Banks. In: Proc. of 6th HPCA, pp. 313\u2013324 (2000)","DOI":"10.1109\/HPCA.2000.824360"},{"key":"83_CR19","doi-asserted-by":"crossref","unstructured":"Seznec, A., Felix, S., Krishnan, V., Sazeides, Y.: Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor. In: Proc. of 29th ISCA, pp. 295\u2013306 (2002)","DOI":"10.1145\/545214.545249"},{"key":"83_CR20","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically Characterizing Large Scale Program Behaviour. In: Proc. of ASPLOS (2002)","DOI":"10.1145\/605397.605403"},{"key":"83_CR21","doi-asserted-by":"crossref","unstructured":"Sohi, G.S., Franklin, M.: High-Bandwidth Memory Systems for Superscalar Processors. In: Proc. 4th ASPLOS, pp. 53\u201362 (1991)","DOI":"10.1145\/106973.106980"},{"issue":"2","key":"83_CR22","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1145\/307338.300983","volume":"27","author":"Adi Yoaz","year":"1999","unstructured":"Yoaz, A., Mattan, E., Ronen, R., Jourdan, S.: Speculation Techniques for Improving Load Related Instruction Scheduling. In: Proc. of 26th ISCA, pp. 42\u201353 (1999)","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"3","key":"83_CR23","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1109\/12.910816","volume":"50","author":"V. Zyuban","year":"2001","unstructured":"Zyuban, V., Kogge, P.M.: Inherently Lower-Power High-Performance Superscalar Architectures. IEEE Trans. on Computers\u00a050(3), 268\u2013285 (2001)","journal-title":"IEEE Trans. on Computers"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2003 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45209-6_83","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:39:19Z","timestamp":1740839959000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45209-6_83"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540407881","9783540452096"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45209-6_83","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"1 June 2004","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}