{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:05Z","timestamp":1772725505941,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540407881","type":"print"},{"value":"9783540452096","type":"electronic"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45209-6_87","type":"book-chapter","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T16:03:29Z","timestamp":1294416209000},"page":"616-622","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Value Compression to Reduce Power in Data Caches"],"prefix":"10.1007","author":[{"given":"Carles","family":"Aliagas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Molina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Montse","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jordi","family":"Tubella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2004,6,1]]},"reference":[{"key":"87_CR1","doi-asserted-by":"crossref","unstructured":"Black, B., Rychlik, B., Shen, J.: The Block-Based Trace Cache. In: Proc. of the 26th ISCA (1999)","DOI":"10.1145\/307338.300996"},{"key":"87_CR2","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Watch: A Framework for Architectural-Level Power Analysis and Optimization. In: Proc. of the 27th ISCA (2000)","DOI":"10.1145\/339647.339657"},{"key":"87_CR3","doi-asserted-by":"crossref","unstructured":"Brooks, D., Martonosi, M.: Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance. In: Proc. of the 5th Int. Sym. on HPCA (1999)","DOI":"10.1109\/HPCA.1999.744314"},{"key":"87_CR4","unstructured":"Burger, D., Austin, T.M., Bennet, S.: Evaluating Future Microprocessors: The SimpleScalar Tool Set. Technical Report CS-TR-96-1308. University of Wisconsin (1996)"},{"key":"87_CR5","doi-asserted-by":"crossref","unstructured":"Canal, R., Gonz\u00e1lez, A., Smith, J.E.: Very Low Power Pipelines using Significance Compression. In: Proc. of the 33th Annual Int. Sym. on Microarchitecture (2000)","DOI":"10.1145\/360128.360147"},{"key":"87_CR6","doi-asserted-by":"crossref","unstructured":"Gowan, M., Brio, L., Jackson, D.: Power Considerations in the Design of the Alpha 21264 Microprocessor. In: Proc. of the 35th Design Automation Conference (1998)","DOI":"10.1145\/277044.277226"},{"key":"87_CR7","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associate Cache and Prefetch Buffers. In: Proc. of the 17th ISCA (1990)","DOI":"10.1145\/325164.325162"},{"key":"87_CR8","unstructured":"Larin, S.Y.: Exploiting Program Redundancy to Improve Performance, Cost and Power Consumption in Embedded Systems, Ph.D. Thesis, ECE, North Carolina State U (2000)"},{"key":"87_CR9","unstructured":"Shivakumar, P., Jouppi, N.P.: CACTI 3.0: An Integrated Cache Timing, Power and Area Model. Western Research Lab (WRL), Research Report 2001\/2"},{"key":"87_CR10","doi-asserted-by":"crossref","unstructured":"Villa, L., Zhang, M., Asanovic, K.: Dynamic Zero Compression for Cache Energy Reduction. In: Proc. of the 33th Annual Int. Sym. on Microarchitecture (2000)","DOI":"10.1145\/360128.360150"},{"key":"87_CR11","unstructured":"Yang, J., Gupta, R.: Energy Efficient Frequent Value Data Cache Design. In: Proc. Of the 35th Annual Int. Sym. on Microarchitecture (2002)"},{"key":"87_CR12","doi-asserted-by":"crossref","unstructured":"Yang, J., Zhang, Y., Gupta, R.: Frequent Value Compression in Data Caches. In: Proceedings of the 33th Annual International Symposium on Microarchitecture (2000)","DOI":"10.1145\/360128.360154"},{"key":"87_CR13","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Yang, J., Gupta, R.: Frequent Value Locality and Value-Centric Data Cache Design. In: Proc. of the 9th Annual Int.Conference on ASPLOS (2000)","DOI":"10.1145\/378993.379235"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2003 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45209-6_87","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,16]],"date-time":"2021-11-16T21:53:04Z","timestamp":1637099584000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45209-6_87"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540407881","9783540452096"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45209-6_87","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"1 June 2004","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}