{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:45Z","timestamp":1759147425219,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_11","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T01:12:05Z","timestamp":1294449125000},"page":"101-110","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["FPGA Implementations of the RC6 Block Cipher"],"prefix":"10.1007","author":[{"given":"Jean-Luc","family":"Beuchat","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"11_CR1","unstructured":"Beuchat, J.-L.: Etude et conception d\u2019op\u00e9rateurs arithm\u00e9tiques optimis\u00ebs pour circuits programmables. PhD thesis, Swiss Federal Institute of Technology Lausanne (2001)"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Chodowiec, P., Khuon, P., Gaj, K.: Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Round Pipelining. In: Proc. ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 94\u2013102 (2001)","DOI":"10.1145\/360276.360309"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Dworkin, M.: Recommandation for Block Cipher Modes of Operation. NIST Special Publication 800-38A (2001)","DOI":"10.6028\/NIST.SP.800-38a"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Gaj, K., Chodowiec, P.: Fast implementation and fair comparison of the final candidates for Advanced Encryption Standard using Field Programmable Gate Arrays. In: Naccache, D. (ed.) CT-RSA 2001. LNCS, vol.\u00a02020, pp. 84\u201399. Springer, Heidelberg (2001), Available at \n\nhttp:\/\/ece.gmu.edu\/crypto\/publications.htm","DOI":"10.1007\/3-540-45353-9_8"},{"key":"11_CR5","unstructured":"Lipmaa, H., Rogaway, P., Wagner, D.: Comments to NIST concerning AES Modes of Operations: CTR-Mode Encryption"},{"key":"11_CR6","volume-title":"Handbook of Applied Cryptography","author":"A.J. Menezes","year":"1997","unstructured":"Menezes, A.J., van Oorschot, P.C., Vanstone, S.A.: Handbook of Applied Cryptography. CRC Press, Boca Raton (1997)"},{"key":"11_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"246","DOI":"10.1007\/3-540-48059-5_21","volume-title":"Cryptographic Hardware and Embedded Systems","author":"E. Mosanya","year":"1999","unstructured":"Mosanya, E., Teuscher, C., Restrepo, H.F., Galley, P., Sanchez, E.: Crypto-Booster: A Reconfigurable and Modular Cryprographic Coprocessor. In: Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 1999. LNCS, vol.\u00a01717, pp. 246\u2013256. Springer, Heidelberg (1999)"},{"key":"11_CR8","volume-title":"Computer Arithmetic","author":"B. Parhami","year":"2000","unstructured":"Parhami, B.: Computer Arithmetic. Oxford University Press, Oxford (2000)"},{"key":"11_CR9","unstructured":"Rivest, R.L., Robshaw, M.J.B., Sidney, R., Yin, Y.L.: The RC6 Block Cipher (1998)"},{"key":"11_CR10","unstructured":"Weeks, B., Bean, M., Rozylowicz, T., Ficke, C.: Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms. Technical report, National Security Agency (2000)"},{"issue":"3","key":"11_CR11","doi-asserted-by":"publisher","first-page":"303","DOI":"10.1109\/4.278352","volume":"29","author":"R. Zimmermann","year":"1994","unstructured":"Zimmermann, R., Curiger, A., Bonnenberg, H., Kaeslin, H., Felber, N., Fichtner, W.: A 177 Mbit\/s VLSI Implementation of the International Data Encryption Algorithm. IEEE Journal of Solid-State Circuits\u00a029(3), 303\u2013307 (1994)","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T16:07:53Z","timestamp":1579190873000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}