{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T09:28:26Z","timestamp":1742981306065,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_132","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"1111-1114","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Evaluation and Run-Time Optimization of On-chip Communication Structures in Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"T.","family":"Murgan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Petrov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. Garc\u00eda","family":"Ortiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Ludewig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Zipf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Hollstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Oelkrug","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Brakensiek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"issue":"3","key":"132_CR1","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/92.845896","volume":"8","author":"L. Benini","year":"2000","unstructured":"Benini, L., Bogliolo, A., De Micheli, G.: A Survey of Design Techniques for System-Level Dynamic Power Management. IEEE Trans. on VLSI Systems\u00a08(3), 299\u2013316 (2000)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"132_CR2","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G.: Networks on Chips: A New SoC Paradigm. IEEE Computer, 70\u201378 (January 2002)","DOI":"10.1109\/2.976921"},{"key":"132_CR3","volume-title":"An Engineering Approach","author":"J. Duato","year":"2003","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks. In: An Engineering Approach. Morgan Kaufmann Publishers, San Francisco (2003)"},{"key":"132_CR4","doi-asserted-by":"crossref","unstructured":"Hartenstein, R.: A Decade of Reconfigurable Computing: A Visionary Retrospective. In: Proc. of DATE, pp. 642\u2013649 (2001)","DOI":"10.1109\/DATE.2001.915091"},{"issue":"12","key":"132_CR5","doi-asserted-by":"publisher","first-page":"1523","DOI":"10.1109\/43.898830","volume":"19","author":"K. Keutzer","year":"2000","unstructured":"Keutzer, K., Newton, A.R., Rabaey, J.M., Sangiovanni Vincentelli, A.: System- Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Trans. on CAD of Int. Circuits and Systems\u00a019(12), 1523\u20131543 (2000)","journal-title":"IEEE Trans. on CAD of Int. Circuits and Systems"},{"key":"132_CR6","unstructured":"Murgan, T., Garc\u00eda Ortiz, A., Petrov, M., Glesner, M.: A Stochastic Framework for Communication Architecture Evaluation in Networks-on-Chip. In: IEEE Intl. Symposium on Signals, Circuits and Systems (July 2003)"},{"key":"132_CR7","unstructured":"Seitz, C.: Let\u2019s Route Packets Instead of Wires. In: Advanced Research in VLSI: Proc. of the 6th MIT Conf., pp. 133\u2013138 (1990)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:56:38Z","timestamp":1740840998000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_132"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_132","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}