{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:11:30Z","timestamp":1725574290116},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_133","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T01:12:05Z","timestamp":1294449125000},"page":"1115-1118","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Controlled Data-Path Allocation Model for Dynamic Run-Time Reconfiguration of FPGA Devices"],"prefix":"10.1007","author":[{"given":"Dylan","family":"Carline","sequence":"first","affiliation":[]},{"given":"Paul","family":"Coulton","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"133_CR1","unstructured":"Tredennick, N.: The Death of the DSP. Digital Infrastructures: Megaflops and Microwonders. Dublin. Ireland (2001)"},{"key":"133_CR2","unstructured":"PACT Informationstechnologie GmbH.: The XPP White Paper. Release 2.1 (2002)"},{"key":"133_CR3","doi-asserted-by":"crossref","unstructured":"Kernighan, B.W., Lin, S.: An Efficient Heuristic Procedure for Partitioning Graphs. Bell Systems Tech. J.\u00a049(2), 291\u2013308","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"133_CR4","doi-asserted-by":"crossref","unstructured":"Fiduccia, C.M., Mattheyeses, R.M.: A Linear Time Heuristic for Improving Network Partitions. In: Proceedings of the 9th Design Automation Conference, pp. 175\u2013181 (1982)","DOI":"10.1109\/DAC.1982.1585498"},{"key":"133_CR5","unstructured":"Xilinx Inc.: JBits Documentation. JBits 2.8 (June 2002)"},{"key":"133_CR6","unstructured":"Xilinx Inc.: Virtex Series Configuration Architecture User Guide (September 2000)"},{"key":"133_CR7","doi-asserted-by":"crossref","unstructured":"Carline, D., Coulton, P.: Reconfigurable Computing Using FPGAs: is JBits the Answer. In: Proc. 9th International Workshop on Systems, Signals and Image Processing. UK (November 2002)","DOI":"10.1142\/9789812776266_0024"},{"key":"133_CR8","unstructured":"Xilinx Inc.: Development System Reference Guide \u2013 ISE 5 (February 2003)"},{"key":"133_CR9","unstructured":"Xilinx Inc.: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations (May 2002)"},{"key":"133_CR10","unstructured":"Xilinx Inc.: Using a Microprocessor to Configure FPGAs Slave Serial or SelectMAP Modes (November 2002)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T04:10:44Z","timestamp":1579147844000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_133"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_133","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}