{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:47:12Z","timestamp":1740894432893,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_139","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"1139-1144","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Domain-Specific Reconfigurable Array for Distributed Arithmetic"],"prefix":"10.1007","author":[{"given":"Sami","family":"Khawam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fred","family":"Westall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"139_CR1","unstructured":"Khawam, S., Arslan, T., Westall, F.: Embedded reconfigurable array targeting motion estimation applications. In: 2003 IEEE International Symposium on Circuits and Systems, ISCAS 2003 (2003)"},{"issue":"3","key":"139_CR2","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/53.29648","volume":"6","author":"S.A. White","year":"1989","unstructured":"White, S.A.: Applications of distributed arithmetic to digital signal processing: a tutorial review. ASSP Magazine, IEEE\u00a06(3), 4\u201319 (1989)","journal-title":"ASSP Magazine, IEEE"},{"key":"139_CR3","unstructured":"Abnous, A., Rabaey, J.M.: Ultra-low-power domain-specific multimedia processors. In: IEEE VLSI Signal Processing (1996)"},{"key":"139_CR4","doi-asserted-by":"crossref","unstructured":"Cronquist, D.C., Franklin, P., Fisher, C., Figueroa, M., Ebeling, C.: Architecture Design of Reconfigurable Pipelined Datapaths. In: 20th Anniversary Confe. On Advanced Research in VLSI (1999)","DOI":"10.1109\/ARVLSI.1999.756035"},{"key":"139_CR5","doi-asserted-by":"crossref","unstructured":"Burleson, W., Jain, P., Venkatraman, S.: Dynamically parameterized architectures for power-aware video coding: motion estimation and DCT. In: 2nd International Workshop on DVC, pp. 4\u201312 (2001)","DOI":"10.1109\/DCV.2001.929936"},{"key":"139_CR6","doi-asserted-by":"crossref","unstructured":"Sungwook, Y., Swartzlander Jr., E.E.: DCT implementation with distributed arithmetic. IEEE Transactions on Computers\u00a050(9) (September 2001)","DOI":"10.1109\/12.954513"},{"issue":"1","key":"139_CR7","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/T-C.1974.223784","volume":"C-23","author":"N. Ahmed","year":"1984","unstructured":"Ahmed, N., Natarajan, T., Rao, K.R.: Discrete Cosine Transform. IEEE Trans. On Computers\u00a0C-23(1), 90\u201393 (1984)","journal-title":"IEEE Trans. On Computers"},{"key":"139_CR8","unstructured":"Yang, Y., Wang, C., Omair Ahmad, M., Swamy, M.N.S.: An on-line CORDIC based 2-D IDCT implementation using distributed arithmetic. In: 6th ISSPA 2001, vol.\u00a01 (2001)"},{"key":"139_CR9","doi-asserted-by":"crossref","unstructured":"Kim, K., Koh, J.-S.: An area efficient DCT architecture for MPEG-2 video encoder. Consumer Electronics, IEEE Transactions on\u00a045(1) (February 1999)","DOI":"10.1109\/30.754418"},{"key":"139_CR10","doi-asserted-by":"crossref","unstructured":"Wilton, S.J.E.: mbedded memory in FPGAs: recent research results. In: Communications, Computers and Signal Processing, 1999 IEEE Pacific Rim Conference on, pp. 292\u2013296 (1999)","DOI":"10.1109\/PACRIM.1999.799534"},{"issue":"3","key":"139_CR11","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1109\/4.75006","volume":"26","author":"J. Rose","year":"1990","unstructured":"Rose, J., Brown, S.: Flexibility of interconnection structures for field-programmable gate arrays. Solid-State Circuits, IEEE Journal of\u00a026(3), 277\u2013282 (1990)","journal-title":"Solid-State Circuits, IEEE Journal of"},{"key":"139_CR12","doi-asserted-by":"crossref","unstructured":"George, V., Zhang, H., Rabaye, J.: The design of low energy FPGA. In: Proceedings. 1999 International Symposium on Low Power Electronics and Design, pp. 188\u2013193 (1999)","DOI":"10.1145\/313817.313920"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:55:47Z","timestamp":1740840947000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_139"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_139","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}