{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T01:49:49Z","timestamp":1743126589545,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_16","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"151-160","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Virtualizing Hardware with Multi-context Reconfigurable Arrays"],"prefix":"10.1007","author":[{"given":"Rolf","family":"Enzler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Plessl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"16_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"S.C. Goldstein","year":"2000","unstructured":"Goldstein, S.C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.R.: PipeRench: A reconfigurable architecture and compiler. IEEE Computer\u00a033, 70\u201377 (2000)","journal-title":"IEEE Computer"},{"doi-asserted-by":"crossref","unstructured":"Trimberger, S., Carberry, D., Johnson, A., Wong, J.: A time-multiplexed FPGA. In: Proc. 5th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), pp. 22\u201328 (1997)","key":"16_CR2","DOI":"10.1109\/FPGA.1997.624601"},{"key":"16_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"605","DOI":"10.1007\/3-540-44614-1_65","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"E. Caspi","year":"2000","unstructured":"Caspi, E., Chu, M., Huang, R., Yeh, J., Wawrzynek, J., DeHon, A.: Stream computations organized for reconfigurable execution (SCORE). In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol.\u00a01896, pp. 605\u2013614. Springer, Heidelberg (2000)"},{"doi-asserted-by":"crossref","unstructured":"Schmit, H., Whelihan, D., Moe, M., Levine, B., Taylor, R.R.: PipeRench: A virtualized programmable datapath in 0.18 micron technology. In: Proc. 24th IEEE Custom Integrated Circuits Conf (CICC), pp. 63\u201366 (2002)","key":"16_CR4","DOI":"10.1109\/CICC.2002.1012767"},{"doi-asserted-by":"crossref","unstructured":"DeHon, A.: DPGA utilization and application. In: Proc. 4th ACM Int. Symp. on Field-Programmable Gate Arrays (FPGA), pp. 115\u2013121 (1996)","key":"16_CR5","DOI":"10.1109\/FPGA.1996.242438"},{"unstructured":"Baumgartne, V., May, F., N\u00fcckel, A., Vorbach, M., Weinhardt, M.: PACT XPP \u2013 a self-reconfigurable data processing architecture. In: Proc. 1st Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), pp. 64\u201370 (2001)","key":"16_CR6"},{"key":"16_CR7","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M.H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Chaves Filho, E.M.: MorphoSys: An integrated reconfigurable system for data-parallel and computation- intensive applications. IEEE Trans. on Computers\u00a049, 465\u2013481 (2000)","journal-title":"IEEE Trans. on Computers"},{"unstructured":"Enzler, R., Plessl, C., Platzner, M.: Co-simulation of a hybrid multi-context architecture. In: Proc. 3rd Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA) (2003)","key":"16_CR8"},{"doi-asserted-by":"crossref","unstructured":"Hauser, J.R., Wawrzynek, J.: Garp: A MIPS processor with a reconfigurable coprocessor. In: Proc. 5th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), pp.12\u201321 (1997)","key":"16_CR9","DOI":"10.1109\/FPGA.1997.624600"},{"key":"16_CR10","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: An infrastructure for computer system modeling. IEEE Computer\u00a035, 59\u201367 (2002)","journal-title":"IEEE Computer"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:56:08Z","timestamp":1740840968000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}