{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:05:30Z","timestamp":1743041130085,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_22","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"220-229","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Data Processing System with Self-reconfigurable Architecture, for Low Cost, Low Power Applications"],"prefix":"10.1007","author":[{"given":"Michael G.","family":"Lorenz","sequence":"first","affiliation":[]},{"given":"Luis","family":"Mengibar","sequence":"additional","affiliation":[]},{"given":"Luis","family":"Entrena","sequence":"additional","affiliation":[]},{"given":"Raul","family":"S\u00e1nchez-Reillo","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"22_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"392","DOI":"10.1007\/3-540-63465-7_244","volume-title":"Field Programmable Logic and Applications","author":"F. Lisa","year":"1997","unstructured":"Lisa, F., Cuadrado, F., Rexachs, D., Carrabina, J.: A Reconfigurable Coprocessor for a PCIBased Real Time Computer Vision System. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol.\u00a01304, pp. 392\u2013399. Springer, Heidelberg (1997)"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Buell, D., Arnold, J., et al.: SPLASH-2. In: Proceedings of the 4th Annual ACM Symposium on parallel Algorithms and architectures, June 1992, pp. 316\u2013324 (1992)","DOI":"10.1145\/140901.141896"},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"Wirthling, M.J., Hutchings, B.L.: A Dynamic Instruction Set Computer. In: IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1995, pp. 99\u2013107 (1995)","DOI":"10.1109\/FPGA.1995.477415"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. In: Design, Automation and Test in Europe, pp. 642\u2013649 (2001)","DOI":"10.1109\/DATE.2001.915091"},{"issue":"2","key":"22_CR5","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable Computing A Survey of System and Software. ACM computing surveys\u00a034(2), 171\u2013210 (2002)","journal-title":"ACM computing surveys"},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"Benini, L., de Micheli, G., Macii, E.: Designing Low-Power Circuits: Practical Recipes. IEEE Circuits and Systems Magazine\u00a01(1), 6\u201325 (First Quarter 2001)","DOI":"10.1109\/7384.928306"},{"key":"22_CR7","unstructured":"Configurable Logic:Design and Aplication Book, Atmel, San Jose, CA (1998)"},{"key":"22_CR8","unstructured":"Haenni, J.O., Beuchat, J.L., Sanchez., E.: RENCO: A reconfigurable Network Computer. In: 6th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 1998), Napa, California, April 21-23 (1998)"},{"key":"22_CR9","unstructured":"Aguirre, M.A., Tombs, J., Torralba, A., Franquelo, L.G.: Experience on VLSI for Digital Signal Processing Using Adavnced FPGAs: The Unshades Framework. In: 4th European Workshop on Microelectronics Education, Vigo, May 2002, pp. 193\u2013196 (2002)"},{"key":"22_CR10","unstructured":"Carmichael, C.: Configuring Virtex FPGAs from Parallel EPROMs with a CPLD. Xilinx Application Note 137 (1999)"},{"key":"22_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1007\/3-540-46117-5_9","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"J. Khan","year":"2002","unstructured":"Khan, J., Handa, J., Vemuri, R.: iPACE-V1 A portable adaptative computing engine for real time applications. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, pp. 69\u201378. Springer, Heidelberg (2002)"},{"key":"22_CR12","unstructured":"AT94K Field programmable system level Integrated circuit FPSLIC Data sheet, Atmel, San Jose, CA (2002)"},{"key":"22_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/3-540-63465-7_205","volume-title":"Field Programmable Logic and Applications","author":"J. Faura","year":"1997","unstructured":"Faura, J., Moreno, J.M., et al.: Multicontext Dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on chip microprocessor. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol.\u00a01304, pp. 1\u201310. Springer, Heidelberg (1997)"},{"key":"22_CR14","unstructured":"Lysaght, P., Dunlop, J.: Dynamic reconfiguration of FPGAs. In: European FPL 1993, Oxford, pp. 82\u201394 (1993)"},{"issue":"4","key":"22_CR15","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1109\/92.931228","volume":"9","author":"H. Kim","year":"2001","unstructured":"Kim, H., Somani,, A.K., Tyagi, A.: A reconfigurable multifunction computing cache architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a09(4), 509\u2013523 (2001)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"22_CR16","unstructured":"Derbyshire, A., Luk, W.: Combining Serialisation and Reconfiguration for Convolver designs. In: 8th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2000), Napa, California, April 17-19 (2000)"},{"key":"22_CR17","unstructured":"OV5510 Data sheet. Omnivision Technologies Inc. (July 1998)"},{"key":"22_CR18","unstructured":"Mengibar, L., Lorenz., M.G., et al.: Experiments in FPGA characterization for low power design. In: XIV Design of Circuits and Integrated Systems Conference, Mallorca, November 1999, pp. 385\u2013390 (1999)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:55:44Z","timestamp":1740840944000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}